VLSI Design and FPGA Implementation of AMR Speech Encoder

ZHENG Hai-dong; WANG Ming-jiang; WANG Jin-xiang; CUI Hao-lin; SHANG Di

Chinese

您当前的位置：

首页 >

文章列表页 >

VLSI Design and FPGA Implementation of AMR Speech Encoder

更新时间：2026-09-04

- VLSI Design and FPGA Implementation of AMR Speech Encoder
- Vol. 27, Issue 2, Pages: 17-21(2010)
- 作者机构：
  
  哈尔滨工业大学微电子中心,黑龙江,哈尔滨,150001
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2010
- 稿件说明：
移动端阅览
郑海东, 王明江, 王进祥, 崔浩林, 商迪. 一种AMR语音编码器的VLSI设计及FPGA实现[J]. 微电子学与计算机, 2010, 27(2): 17-21,25.

ZHENG Hai-dong, WANG Ming-jiang, WANG Jin-xiang, et al. VLSI Design and FPGA Implementation of AMR Speech Encoder[J]. 2010, 27(2): 17-21.
郑海东, 王明江, 王进祥, 崔浩林, 商迪. 一种AMR语音编码器的VLSI设计及FPGA实现[J]. 微电子学与计算机, 2010, 27(2): 17-21,25. DOI：

ZHENG Hai-dong, WANG Ming-jiang, WANG Jin-xiang, et al. VLSI Design and FPGA Implementation of AMR Speech Encoder[J]. 2010, 27(2): 17-21. DOI：

摘要

AMR (自适应多速率) 语音编码标准由于其低码率和高质量

在通信和多媒体领域得到广泛应用.针对AMR语音编码标准的算法特点

提出了一种“音频DSP软核+硬件加速器”的VLSI实现结构.这种结构能够有效地实现编码算法

同时达到低成本、低功耗的要求.综合后的电路在满足语音编码实时性的要求下能工作在50MHz频率以下

功耗仅有不到50mW

和78k门的芯片面积.最后通过FPGA整体验证

证明这种方案是可行有效的.同时优化后的音频DSP软核和硬件加速器中的模块复用设计

使得本设计方案对G.7xx系列编码算法具有通用和可移植性.

Abstract

AMR (Adaptive Multi Rate) speech encoder have application in communication and multi media field widely for lower rate and higher quality.This paper presents a VLSI structure of “Audio DSP soft core + Hardware accelerator” based on AMR speech coding algorithm.This structure can complete encoder algorithm with meeting the demand of low cost and low power.The circuit can work steadily at 50MHz

and only have 50mW power and 78k chip area.This design was implemented on FPGA device

and the experimental results indicate that the structure is feasible.Meanwhile

as the design in this structure can also be applied in many other speech coding algorithms like G.7XX serial.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The Influence on VLSI Design Performance by Constraints in Floorplanning

Pipelined IDCT/IDST VLSI Architecture for HEVC

Parity Detection Algorithm and VLSI Implementation Based on the RNS

VLSI Design of 2D IDCT Architecture for HEVC

Aerial small object detection algorithm based on improved RT-DETR

Related Author

聂廷远

李坤龙

高久顼

YAO Zi-you

HE Wei-feng

ZHANG Yi-yun

ZHOU Wan-ting

LI Lei

Related Institution

青岛理工大学机构 , 通信与电子工程学院

School of Microelectronics, Shanghai Jiaotong University

Research Institute of Electronic Science and Technology, UESTC

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰