A FPGA Realization of CORDIC Based High Speed Variable Point FFT

WEN Jing-yuan; XU Xin-feng

Chinese

您当前的位置：

首页 >

文章列表页 >

A FPGA Realization of CORDIC Based High Speed Variable Point FFT

更新时间：2026-09-04

- A FPGA Realization of CORDIC Based High Speed Variable Point FFT
- Vol. 27, Issue 3, Pages: 24-28(2010)
- 作者机构：
  
  1. 1 中国科学院机构微电子研究所,北京,100029
  2. 2 南开大学信息技术科学学院,天津,300071
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2010
- 稿件说明：
移动端阅览
文婧媛, 徐欣锋. 基于CORDIC算法的高速可配置FFT的FPGA实现[J]. 微电子学与计算机, 2010, 27(3): 24-28.

WEN Jing-yuan, XU Xin-feng. A FPGA Realization of CORDIC Based High Speed Variable Point FFT[J]. 2010, 27(3): 24-28.
文婧媛, 徐欣锋. 基于CORDIC算法的高速可配置FFT的FPGA实现[J]. 微电子学与计算机, 2010, 27(3): 24-28. DOI：

WEN Jing-yuan, XU Xin-feng. A FPGA Realization of CORDIC Based High Speed Variable Point FFT[J]. 2010, 27(3): 24-28. DOI：

摘要

论述了一种用于星载合成孔径雷达 (SAR) 星上数据实时自主处理系统中的高性能FFT的FPGA实现.采用CORDIC算法实现复数乘法

降低了系统的复杂性

提高了运算速度

并提出一种新型便捷的旋转因子产生方法

无需额外的ROM资源.采用块浮点的数据类型

有效避免了大点数FFT的溢出问题.运算点数可配置

能够实现64~32k点

实部、虚部均为16bit数据的FFT运算.整体设计采用16点并行流水结构

提出了适用于16通道并行读写的无冲突地址产生方法.最高工作频率可达118.89MHz

100MHz频率下

1024点FFT的计算时间仅为4.48s

完全满足高速实时的运算要求.

Abstract

Present a FPGA realization of high performance FFT used in star-carried synthetic aperture radar real-time data processing system.The Coordinate Rotational Digital Computer (CORDIC) algorithm is adopted to realize complex multiplication

reducing the system complexity and saving hardware resource.A new convenient twiddle factor generator is proposed and dont need extra ROM resources.The block floating point data type effectively solves the overflow in long point FFT.The point can be varied from 64 to 32K and the real and imaginary parts of data are 16 bits.The whole design uses 16-point parallel pipeline structure.A 16-access parallel conflict free address generation is proposed.The highest clock frequency is 118.89MHz.The processor can compute a 1024-point FFT with 4.48s

satisfies the requirement of high speed

real-time operation.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A FPGA Implementation of Frequency-Domain Anti-jamming Algorithm Based on a Structure of High-Speed FFT

The Improvement and Implementation of CORDIC Algorithm Based on Embedded System

A GPS Signal Acquisition Scheme Based on Interpolated Local Code

FFT-Based Acquisition for Weak GPS Signals

A high-efficiency charge pump for ultra-low voltage boost systems

Related Author

周景龙

LI Mei-jun

LI Guang-ming

PAN Bang-gan

MAO Zhi-gang

XIE Jing

CHEN Xue

XU Jian-hua

Related Institution

电子科技大学电子科学技术研究院

School of Electric and Communication Engineering, Shaanxi University of Science and Technology, Xi′an

School of Microelectronics, Shanghai Jiaotong University

1 Institute of Microelectronics, the Chinese Academy of Sciences

2 Hangzhou Zhongke Microelectronics Co, Ltd

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰