The Design Method for Fractional-Order Chaotic System Based on DSP Builder

YANG Hong; LI Ya-an; LI Guo-hui; HE Jian

Chinese

您当前的位置：

首页 >

文章列表页 >

The Design Method for Fractional-Order Chaotic System Based on DSP Builder

更新时间：2026-09-04

- The Design Method for Fractional-Order Chaotic System Based on DSP Builder
- Vol. 27, Issue 10, Pages: 31-33(2010)
- 作者机构：
  
  1. 1 西北工业大学航海学院,陕西,西安,710072
  2. 2 西安邮电学院电信系,陕西,西安,710061
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2010
- 稿件说明：
移动端阅览
杨宏, 李亚安, 李国辉, 何健. 分数阶混沌系统的DSP Builder设计方法[J]. 微电子学与计算机, 2010, 27(10): 31-33.

YANG Hong, LI Ya-an, LI Guo-hui, et al. The Design Method for Fractional-Order Chaotic System Based on DSP Builder[J]. 2010, 27(10): 31-33.
杨宏, 李亚安, 李国辉, 何健. 分数阶混沌系统的DSP Builder设计方法[J]. 微电子学与计算机, 2010, 27(10): 31-33. DOI：

YANG Hong, LI Ya-an, LI Guo-hui, et al. The Design Method for Fractional-Order Chaotic System Based on DSP Builder[J]. 2010, 27(10): 31-33. DOI：

摘要

为了克服模拟电路分数阶混沌系统设计易受外界条件影响

提出了一种基于DSP Builder设计分数阶混沌系统的方法.以分数阶Jerk系统为例

采用一种数字差分算法设计混沌系统

分析了分数阶混沌系统的动力学特性.仿真结果表明

分数阶混沌系统的DSP Builder设计方法是一种有效的分析方法

这为分数阶混沌系统的数字设计提供了新的思路.

Abstract

To overcome the external conditions affected by the analog circuits chaotic system

a method of designing fractional-order chaotic system based on DSP Builder is proposed.Taking the fractional-order Jerk system as an example

a difference method of first order is adopted and the dynamic characters of fractional-order chaotic system can also be analyzed.The simulate results show that the design method for fractional-order chaotic system based on DSP Builder is efficient.The digital realization of the fractional-order chaotic system has been provided a new way.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

An Integer-Order Jerk Chaotic Attractors and Its Implementation

Implementation and verification of a dual-chain power gating strategy for low power design

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Design of ultra-low power real-time clock circuits

Related Author

LI Guo-hui

LI Ya-an

YANG Hong

Related Institution

College of Marin, Northwestern Polytechnical University, Xi′an

Department of Electronic and Information Engineering, Xi′an University of Post and Telecommunications, Xi′an

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰