您当前的位置:
首页 >
文章列表页 >
A Novel Buried Partial P+ Layer SOI High Voltage Device Structure with a Back Gate
更新时间:2026-09-04
    • A Novel Buried Partial P+ Layer SOI High Voltage Device Structure with a Back Gate

    • Vol. 27, Issue 4, Pages: 54-57(2010)
    • Published:2010

    移动端阅览

  • YANG Xiao-ming, LI Tian-qian. A Novel Buried Partial P+ Layer SOI High Voltage Device Structure with a Back Gate[J]. 2010, 27(4): 54-57. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

11

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Implementation and verification of a dual-chain power gating strategy for low power design
Microservices anomaly detection based on the correlation of monitoring metrics
High gain stability high temperature operational amplifier based on reverse body bias
Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture
Lightweight countermeasures against Spectre attacks on the branch prediction unit

Related Author

No data

Related Institution

No data
0