An Efficient Microprocessor Prototype Verification Methodology Based on Simics

ZHAO Jun-jian; ZHANG Sheng-bing; HUANG Xiao-ping

Chinese

您当前的位置：

首页 >

文章列表页 >

An Efficient Microprocessor Prototype Verification Methodology Based on Simics

更新时间：2026-09-04

- An Efficient Microprocessor Prototype Verification Methodology Based on Simics
- Vol. 27, Issue 7, Pages: 94-96(2010)
- 作者机构：
  
  西北工业大学航空微电子中心,陕西,西安,710072
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2010
- 稿件说明：
移动端阅览
赵君建, 张盛兵, 黄小平. 一种基于虚拟机的处理器高效原型验证方法[J]. 微电子学与计算机, 2010, 27(7): 94-96,101.

ZHAO Jun-jian, ZHANG Sheng-bing, HUANG Xiao-ping. An Efficient Microprocessor Prototype Verification Methodology Based on Simics[J]. 2010, 27(7): 94-96.
赵君建, 张盛兵, 黄小平. 一种基于虚拟机的处理器高效原型验证方法[J]. 微电子学与计算机, 2010, 27(7): 94-96,101. DOI：

ZHAO Jun-jian, ZHANG Sheng-bing, HUANG Xiao-ping. An Efficient Microprocessor Prototype Verification Methodology Based on Simics[J]. 2010, 27(7): 94-96. DOI：

摘要

针对传统微处理器FPGA验证难以快速精确的定位错误的问题

提出了一种基于Simics虚拟机的高效原型验证方法

使用Simics辅助FPGA验证

快速定位错误来源.该方法已在龙腾R的FPGA验证平台中得到了应用.实践表明

该方法可以有效缩短问题查找时间

同时Simics仿真结果也能提供解决问题的思路.

Abstract

The traditional microprocessor FPGA verification methodology can not fix the sources of errors quickly and accurately. Aiming at solving this problem

also combining the verification requirements of Longtium R microprocessors

a Simics-based prototype verification methodology

is proposed. Using this contrastive verification flow

the overall time consumption was reduced. The Simicss simulation results could also provide more clues

which can make it easy to solve the problems.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of a shared-memory-based spaceborne data switching architecture

The linear leastsquares positioning algorithm based on FPGA

Algorithm optimization and hardware acceleration for YOLO post processing

Optimization and implementation of FPGA-based H.264 variable block motion estimation algorithm

A secure encryption authentication system based on integrated structure of TRNG and PUF

Related Author

WANG Runze

TANG Lei

KUANG Nailiang

LIANG Yong

FENG Zhouwu

CUI Mohan

CHEN Tao

ZHU Yifei

Related Institution

Xi'an Microelectronics Technology Institute

School of Electronics and Communication Engineering, East China Normal University

School of Microelectronics, University of Science and Technology of China

西安微电子技术研究所

山西大学机构物理电子工程学院

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰