1. 天津大学 精密仪器与光电子工程学院精密仪器工程系,天津,300072
2. 泰科源科技有限责任公司,北京,100080
Published:2010
移动端阅览
李佳琦, 李健, 党相甫, 冯伟. 基于固态硬盘的闪存阵列并行结构设计[J]. 微电子学与计算机, 2010, 27(4): 85-88,94.
LI Jia-qi, LI Jian, DANG Xiang-fu, et al. Design of Parallel Structure of Flash Memory Array Based on Solid State Disk[J]. 2010, 27(4): 85-88.
李佳琦, 李健, 党相甫, 冯伟. 基于固态硬盘的闪存阵列并行结构设计[J]. 微电子学与计算机, 2010, 27(4): 85-88,94. DOI:
LI Jia-qi, LI Jian, DANG Xiang-fu, et al. Design of Parallel Structure of Flash Memory Array Based on Solid State Disk[J]. 2010, 27(4): 85-88. DOI:
闪速存储器是固态硬盘的主要存储介质
但是其较低的写入速度无法满足系统对数据的高速传输要求
从而影响到固态硬盘的整体性能.为提高闪存阵列的写入带宽
在分析Flash器件的工作原理、流水线技术及并行总线技术的基础上
提出了一种可行的并行结构
估算并验证了采用此方案后的带宽提高情况.
Flash Memory is the main storage medium of Solid State Disk
but its lower write speed can not meet the high-speed data transmission requirements of the system
thus affecting the overall performance of Solid State Disk. To improve the write bandwidth of flash memory array
this paper designed a viable structure based on the analysis of working principle of Flash device
pipelining technology and high band-width buses technology. At last
it estimated and verified the improvement of bandwidth after adopting this solution.
0
Views
7
下载量
CSCD
Publicity Resources
Related Articles
Related Author
Related Institution