A Configurable Bit Width Algorithm of Diagonal Interleaved Parity Code

BU You-jun; WANG Bin-qiang; GUO Hong; HU Hong-chao

Chinese

您当前的位置：

首页 >

文章列表页 >

A Configurable Bit Width Algorithm of Diagonal Interleaved Parity Code

更新时间：2026-09-04

- A Configurable Bit Width Algorithm of Diagonal Interleaved Parity Code
- Vol. 27, Issue 8, Pages: 112-115(2010)
- 作者机构：
  
  国家数字交换系统工程技术研究中心,河南,郑州,450002
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2010
- 稿件说明：
移动端阅览
卜佑军, 汪斌强, 郭虹, 扈红超. 一种位宽可配置的对角交叉校验码算法[J]. 微电子学与计算机, 2010, 27(8): 112-115.

BU You-jun, WANG Bin-qiang, GUO Hong, et al. A Configurable Bit Width Algorithm of Diagonal Interleaved Parity Code[J]. 2010, 27(8): 112-115.
卜佑军, 汪斌强, 郭虹, 扈红超. 一种位宽可配置的对角交叉校验码算法[J]. 微电子学与计算机, 2010, 27(8): 112-115. DOI：

BU You-jun, WANG Bin-qiang, GUO Hong, et al. A Configurable Bit Width Algorithm of Diagonal Interleaved Parity Code[J]. 2010, 27(8): 112-115. DOI：

摘要

局部总线标准SPI-4.2已经成为在物理层设备和链路层设备之间进行分组或信元传输的最通用的接口标准.详细介绍了SPI4.2标准中对角交叉校验的工作原理、设计思想和电路结构

并详细讨论了一种可扩展为16X(≥1)数据宽度的适合硬件FPGA实现的DIP-4码算法

该算法在实际应用中功能正确且实现简单方便.

Abstract

The local high speed bus standard SPI-4.2 has already been the universal interface standard for signal transimission between the PHY device and the LINK device.The paper describes the working principium

designing idea and circuit structure of the diagonal interleaved parity code in the SPI-4.2.And it presents a algorithm of DIP-4 which can be configured to be 16X bit width.The algorithm has been proved to be right in practice and implemented easily.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design and Implementation of a SATA Bridge with Configurable Encryption Algorithm

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Monte carlo analysis of V-layout trench SiC neutron detector

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Related Author

TAN Fan

LI Shu-guo

Related Institution

Institute of Microelectronics, Tsinghua University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰