您当前的位置:
首页 >
文章列表页 >
Gate Array Placement Based on Simulated Annealing Algorithm
更新时间:2026-09-04
    • Gate Array Placement Based on Simulated Annealing Algorithm

    • Vol. 27, Issue 4, Pages: 115-117(2010)
    • Published:2010

    移动端阅览

  • YANG Yi-zhong, JIE Guang-jun. Gate Array Placement Based on Simulated Annealing Algorithm[J]. 2010, 27(4): 115-117. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

12

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

A Research of Time Cost Balance Simulated Annealing Ant Colony Algorithm for Task Allocation in Cloud Computing
Application of Simulated Annealing Algorithm on WLAN Channel Assignment
Hybrid Particle Swarm Algorithm for Solving Constrained Optimization
Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer
Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Related Author

NIE Qing-bin
HUO Min-xia
CAO Yao-qin
LIU Chao
RONG Meng-tian
PEI Sheng-yu
ZHOU Yong-quan
LUO Qi-fang

Related Institution

College of Mobile Communication, Chongqing University of Posts and Telecom
Jinjiang College, Sichuan University
Department of Electronic and Engineering, Shanghai Jiaotong University
College of Mathematics and Computer Science, Guangxi University for Nationalities
0