Design and Implementation of a Network Information Monitoring System

CAI Jun-chao; CAI Wan-dong; HU Run-dong

Chinese

您当前的位置：

首页 >

文章列表页 >

Design and Implementation of a Network Information Monitoring System

更新时间：2026-09-04

- Design and Implementation of a Network Information Monitoring System
- Vol. 27, Issue 10, Pages: 140-144(2010)
- 作者机构：
  
  西北工业大学计算机学院,陕西,西安,710072
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2010
- 稿件说明：
移动端阅览
蔡俊朝, 蔡皖东, 胡润东. 一种网络信息监管系统的设计与实现[J]. 微电子学与计算机, 2010, 27(10): 140-144.

CAI Jun-chao, CAI Wan-dong, HU Run-dong. Design and Implementation of a Network Information Monitoring System[J]. 2010, 27(10): 140-144.
蔡俊朝, 蔡皖东, 胡润东. 一种网络信息监管系统的设计与实现[J]. 微电子学与计算机, 2010, 27(10): 140-144. DOI：

CAI Jun-chao, CAI Wan-dong, HU Run-dong. Design and Implementation of a Network Information Monitoring System[J]. 2010, 27(10): 140-144. DOI：

摘要

基于Linux的Netfilter框架

根据特定的策略实现对网络数据的捕获或者封堵.系统主要由两部分组成:一个可加载的内核模块和一个用户空间的应用程序.分别采用netlink和内存映射技术实现核心态和用户态之间的命令传递和数据交互.可以利用该系统实现基于内容的网络过滤、深度数据包检测、或者采用特定模式匹配算法的入侵检测系统.最后

以封堵BitTorrent流量为例对系统进行测试

并取得了较好的实验结果.

Abstract

A method based on the Netfilter framework of Linux system to capture or block the network traffic under rules is brought up in this paper.The system consists two parts:a loadable kernel module and a user-space application.Netlink socket is adopted to transmit orders between kernel-space and user-space

and memory mapping technology is used for the data exchange between both of them.This system can be used in network content-based filtering

DPI (deep packet inspection)

or IDS (intrusion detection system) use a specific pattern matching algorithm.Finally

blocking BitTorrent traffic as an example to test the system is shown

and achieves good results.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design and Implementation of a High Performance Content Filtering Gateway

Lightweight countermeasures against Spectre attacks on the branch prediction unit

Implementation and verification of a dual-chain power gating strategy for low power design

Design of ultra-low power real-time clock circuits

A review of large model development: technological evolution from BERT to Deepseek

Related Author

何怀文

张绮雯

傅瑜

Related Institution

电子科技大学中山学院计算机学院

中山大学信息科学与技术学院

江门海事局

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰