Chinese
您当前的位置：
首页 >
文章列表页 >
Dynamic Reconfigurable Array Processor Design
更新时间：2026-09-04

    • Dynamic Reconfigurable Array Processor Design

    • Vol. 27, Issue 7, Pages: 168-172(2010)

    • Published：2010

    移动端阅览

  • FAN Kai, XIE Jing, MAO Zhi-gang. Dynamic Reconfigurable Array Processor Design[J]. 2010, 27(7): 168-172. DOI：

  •  
  •  
icon
试读结束，您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束，您可以通过登录账户，到个人中心，购买VIP会员阅读全文。
已是VIP会员？
去登录 >

0

Views

8

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

The Design and Implementation of Data Flow Processing Unit of Dynamical Reconfigurable Array Processor
Application and Research on Three-dimensional Electromagnetic Radiation Calculation Using MPI+OpenMP Paradigms
Array-Based Parallel Computing Architecture of Fixed-Size -Block Full Search Fractal Coding
Study of a Visualized and Parallel Simulation Method for M5
Research on the design of blockchain-based AI-generated content traceability framework

Related Author

SHAN Rui
LI Tao
JIANG Lin
TANG Long
HE Bing
ZHANG Wu
ZHAO Wei
JI Wei-xing

Related Institution

School of Electronic Engineering, Xi'an University of Posts and Telecommunications
School of Computer Engineering and Science, Shanghai University
School of International Education, Henan University
School of Computer Science and Technology, Beijing Institute of Technology
0