您当前的位置:
首页 >
文章列表页 >
Design of HW/SW Co-verification for a SoC Based on JTAG
更新时间:2026-09-04
    • Design of HW/SW Co-verification for a SoC Based on JTAG

    • Vol. 27, Issue 10, Pages: 160-162(2010)
    • Published:2010

    移动端阅览

  • YU Zhi-guo, WEI Jing-he. Design of HW/SW Co-verification for a SoC Based on JTAG[J]. 2010, 27(10): 160-162. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

12

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Design of Extendable JTAG Controller IP Core for Mixed-signal VLSI
Build-In Self Test of CLBs Based on JTAG
Lightweight countermeasures against Spectre attacks on the branch prediction unit
Research on the design of blockchain-based AI-generated content traceability framework
High gain stability high temperature operational amplifier based on reverse body bias

Related Author

DUAN Yan-liang
WEI Ting-cun
GAO Wu
XU Wang-yang
GUO De-chun
YANG Jin-xiao
CHEN Lei
ZHOU Tao

Related Institution

School of Computer, Northwestern Polytechnical University, Xi′an
1 Northwestern Polytechnical University, Xi′an
2 Beijing Microelectronics Tech.Institution
0