Implementation and Optimization of Rijndael Arithmetic IP Core Based on HLS Technology

SUN Gui-ling; JI Yong-xin; ZHANG Chan-chan; LI Wei-xiang

Chinese

您当前的位置：

首页 >

文章列表页 >

Implementation and Optimization of Rijndael Arithmetic IP Core Based on HLS Technology

更新时间：2026-09-04

- Implementation and Optimization of Rijndael Arithmetic IP Core Based on HLS Technology
- Vol. 27, Issue 4, Pages: 205-208(2010)
- 作者机构：
  
  南开大学信息技术与科学学院,天津,300071
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2010
- 稿件说明：
移动端阅览
孙桂玲, 纪永鑫, 张潺潺, 李维祥. 基于HLS技术的Rijndael算法IP核实现与优化[J]. 微电子学与计算机, 2010, 27(4): 205-208,212.

SUN Gui-ling, JI Yong-xin, ZHANG Chan-chan, et al. Implementation and Optimization of Rijndael Arithmetic IP Core Based on HLS Technology[J]. 2010, 27(4): 205-208.
孙桂玲, 纪永鑫, 张潺潺, 李维祥. 基于HLS技术的Rijndael算法IP核实现与优化[J]. 微电子学与计算机, 2010, 27(4): 205-208,212. DOI：

SUN Gui-ling, JI Yong-xin, ZHANG Chan-chan, et al. Implementation and Optimization of Rijndael Arithmetic IP Core Based on HLS Technology[J]. 2010, 27(4): 205-208. DOI：

摘要

为了降低传统设计模式在应对大规模SoC设计时带来高复杂度

使用高层次综合HLS技术进行了Rijndael算法IP核的设计、综合与仿真.针对Rijndael算法中的多种运算模块

研究并设计了面向硬件的编码方式及优化方案.通过对比

使用高层次综合技术设计的IP核在各方面都接近或超越了使用传统方式设计的IP核

而设计复杂度大大降低

证明了使用HLS方法进行设计的优越性.

Abstract

In order to reduce the high complexity of the traditional SoC design method

this paper presents the design

synthesis and simulation flow of the Rijndael arithmetic IP Core using high level synthesis (HLS) technology. A hardware-oriented coding style and its optimization scheme specifically for the Rijndael arithmetic is also studied and designed. Through a comparison with a traditionally designed IP Core

the IP Core designed by HLS technology outperforms in nearly all respects

with a significantly reduced design complexity

which greatly proves the advantage of HLS.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Microservices anomaly detection based on the correlation of monitoring metrics

Implementation and verification of a dual-chain power gating strategy for low power design

Design of ultra-low power real-time clock circuits

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Lightweight countermeasures against Spectre attacks on the branch prediction unit

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰