A Design-for-Testability Methodology of Network Oriented Diagnostic Test for PCBs

ZHANG Jing-zhe; XIE Yong-le

Chinese

您当前的位置：

首页 >

文章列表页 >

A Design-for-Testability Methodology of Network Oriented Diagnostic Test for PCBs

更新时间：2026-09-04

- A Design-for-Testability Methodology of Network Oriented Diagnostic Test for PCBs
- Vol. 27, Issue 12, Pages: 10-13(2010)
- 作者机构：
  
  电子科技大学自动化工程学院,四川,成都,611731
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2010
- 稿件说明：
移动端阅览
张惊蛰, 谢永乐. 一种电路板网络化诊断测试的可测性设计方法[J]. 微电子学与计算机, 2010, 27(12): 10-13.

ZHANG Jing-zhe, XIE Yong-le. A Design-for-Testability Methodology of Network Oriented Diagnostic Test for PCBs[J]. 2010, 27(12): 10-13.
张惊蛰, 谢永乐. 一种电路板网络化诊断测试的可测性设计方法[J]. 微电子学与计算机, 2010, 27(12): 10-13. DOI：

ZHANG Jing-zhe, XIE Yong-le. A Design-for-Testability Methodology of Network Oriented Diagnostic Test for PCBs[J]. 2010, 27(12): 10-13. DOI：

摘要

提出并实现了一种电路板网络化诊断测试的可测性设计方法.按照此方法设计的电路板

除了能够实现上电自检

还可以借助无线或有线网络由异地PC (个人电脑) 机等远地终端来启动电路板测试、控制测试过程、查看测试流程、获得测试结果以及更新/升级测试程序

对电路板进行全面的诊断测试.为电路板的高质量测试提供了一条实用、有效的技术途径.

Abstract

A design-for-testability methodology of network oriented diagnostic test for PCBs is proposed.The PCBs designed according to this methodology not only can realize self-inspection at power up but also can be controlled by remote terminal

such as PC

through wireless or cable network.The remote terminals can start circuit test

control test process

review test flow

obtain test results

renew/update test procedures.It provides a practical and effective approach for high quality test of PCBs.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

High gain stability high temperature operational amplifier based on reverse body bias

Lightweight countermeasures against Spectre attacks on the branch prediction unit

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Research on the design of blockchain-based AI-generated content traceability framework

Implementation and verification of a dual-chain power gating strategy for low power design

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰