Reconfigurable Implementation of JPEG2000 Based on SOC and Software/Hardware Cooperation

WANG Yi-jie; LI Hui-fang; LUO Peng; JIZuo Yue-zi

Chinese

您当前的位置：

首页 >

文章列表页 >

Reconfigurable Implementation of JPEG2000 Based on SOC and Software/Hardware Cooperation

更新时间：2026-09-04

- Reconfigurable Implementation of JPEG2000 Based on SOC and Software/Hardware Cooperation
- Vol. 28, Issue 6, Pages: 74-78(2011)
- 作者机构：
  
  西北工业大学电子信息学院,陕西,西安,710129
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2011
- 稿件说明：
移动端阅览
王怡倢, 李会方, 罗鹏, 吉作约子. 基于SoC和软硬件协同处理的可重构JPEG2000实现[J]. 微电子学与计算机, 2011, 28(6): 74-78,83.

WANG Yi-jie, LI Hui-fang, LUO Peng, et al. Reconfigurable Implementation of JPEG2000 Based on SOC and Software/Hardware Cooperation[J]. 2011, 28(6): 74-78.
王怡倢, 李会方, 罗鹏, 吉作约子. 基于SoC和软硬件协同处理的可重构JPEG2000实现[J]. 微电子学与计算机, 2011, 28(6): 74-78,83. DOI：

WANG Yi-jie, LI Hui-fang, LUO Peng, et al. Reconfigurable Implementation of JPEG2000 Based on SOC and Software/Hardware Cooperation[J]. 2011, 28(6): 74-78. DOI：

摘要

提出一种基于SOC、具有可重构功能的JPEG2000软硬件协同实现方案.重点分析并实现了一种提升9/7、5/3算法的统一流水线结构.对于标准算法中的彩色变换、内容模型生成模块、Tier1编码和MQ编码器采用硬件加速处理

并对图像预处理单元、Tier2编码和系统控制功能则采用软件在NiosⅡ嵌入式系统上实现.最后采用以Altera公司的EP3C25F672作为核心芯片的开发系统

对该算法进行了软、硬件仿真

结果证明采用软、硬件协同处理

能有效地克服JPEG2000在实际应用中存在的速度和灵活性之间的瓶颈

具有计算效率高和芯片利用率高等一系列优点.

Abstract

In the paper the reconfigurable solution of implementation of JPEG2000 algorithm based on SOC and software/harware Cooperation is presented

and combined pipeline architecture for the 5-3 and 9-7 lifting wavelet transforms is designed.The module such as

color space transform

context formation

tier1 encoder and arithmetic encoder have been realized with our proposed architectures on FPGA to improve speed.The functions of image preprocessing

tier2 encoder and system control etc.have been finished with Nios II embeded processor software.Finally

The proposed scheme is verified with FPGA software/hardware platform based on EP3C25F672 chip of Altera Company.The experimental results of simulation with the cooperation of software and hardware show that the proposed method can effectually solve the problem about the bottleneck between coding speed and flexibility

and take the advantages both improving compression efficiency and saving chip area.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The Implement of LDPC Decoding Algorithm Based on FPGA Programming in C

Monte carlo analysis of V-layout trench SiC neutron detector

Implementation and verification of a dual-chain power gating strategy for low power design

A high-efficiency charge pump for ultra-low voltage boost systems

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Related Author

ZHANG Pei

TAO Zhi-fu

ZHOU Chang-xiong

WANG Yi-ming

Related Institution

1 Jiangsu Province Support Software Engineering R&D Center for Modern Information Technology Application in Enterprise

2 Suzhou Vocational University

3 Suzhou University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰