Design of a Inter-Core Data Exchange Architecture for Multi-Processor Based on Configurable Shared Register File

FANG Ying; XIE Jing; WANG Qin

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of a Inter-Core Data Exchange Architecture for Multi-Processor Based on Configurable Shared Register File

更新时间：2026-09-04

- Design of a Inter-Core Data Exchange Architecture for Multi-Processor Based on Configurable Shared Register File
- Vol. 28, Issue 4, Pages: 65-67(2011)
- 作者机构：
  
  上海交通大学微电子学院,上海,200240
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2011
- 稿件说明：
移动端阅览
方颖, 谢憬, 王琴. 一种基于可配置共享寄存器堆的多核处理器核间数据交换结构设计[J]. 微电子学与计算机, 2011, 28(4): 65-67,72.

FANG Ying, XIE Jing, WANG Qin. Design of a Inter-Core Data Exchange Architecture for Multi-Processor Based on Configurable Shared Register File[J]. 2011, 28(4): 65-67.
方颖, 谢憬, 王琴. 一种基于可配置共享寄存器堆的多核处理器核间数据交换结构设计[J]. 微电子学与计算机, 2011, 28(4): 65-67,72. DOI：

FANG Ying, XIE Jing, WANG Qin. Design of a Inter-Core Data Exchange Architecture for Multi-Processor Based on Configurable Shared Register File[J]. 2011, 28(4): 65-67. DOI：

摘要

针对多核体系架构提出了一种利用可配置共享寄存器堆实现多核处理器核间数据交换的结构

详细介绍了该结构的各组成部分及其实现机制

并对该结构的性能做出了相应的评估.

Abstract

In this paper

we present a novel design of inter-core data exchange architecture for multi-processor based on configurable shared register file.We describe the components of this data exchange architecture and its working mechanism

finally

we give an estimation on the performance of the architecture.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The Architecture of an Unified DSP Plus General-purpose CPU and the Implementation of a 4-core Homogeneous Processor

Study of a Visualized and Parallel Simulation Method for M5

Microservices anomaly detection based on the correlation of monitoring metrics

Implementation and verification of a dual-chain power gating strategy for low power design

Steganography model guided by attention mechanism and improved dense convolution

Related Author

WANG Zhi-jun

LIANG Li-ping

HONG Qin-zhi

LUO Han-qing

WANG Die

ZHAO Chun

JI Wei-xing

WANG Yong-hui

Related Institution

Embedded and Multi-core, DSP Lab., Institute of Microelectronics of Chinese Academy of Sciences

School of Computer Science and Technology, Beijing Institute of Technology

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰