您当前的位置:
首页 >
文章列表页 >
A High-Speed Low-Power Modified CORDIC DCT Coprocessor
更新时间:2026-09-04
    • A High-Speed Low-Power Modified CORDIC DCT Coprocessor

    • Vol. 28, Issue 7, Pages: 89-92(2011)
    • Published:2011

    移动端阅览

  • A High-Speed Low-Power Modified CORDIC DCT Coprocessor[J]. 2011, 28(7): 89-92. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

0

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Implementation and verification of a dual-chain power gating strategy for low power design
High gain stability high temperature operational amplifier based on reverse body bias
Research on the design of blockchain-based AI-generated content traceability framework
A review of large model development: technological evolution from BERT to Deepseek
Design of ultra-low power real-time clock circuits

Related Author

No data

Related Institution

No data
0