Build-In Self Test of CLBs Based on JTAG

GUO De-chun; YANG Jin-xiao; CHEN Lei; ZHOU Tao; ZHANG Fan

Chinese

您当前的位置：

首页 >

文章列表页 >

Build-In Self Test of CLBs Based on JTAG

更新时间：2026-09-04

- Build-In Self Test of CLBs Based on JTAG
- Vol. 28, Issue 5, Pages: 194-196(2011)
- 作者机构：
  
  1. 1 西北工业大学,陕西,西安,710129
  2. 2 北京微电子技术研究所机构,北京,100076
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2011
- 稿件说明：
移动端阅览
郭德春, 杨金孝, 陈雷, 周涛, 张帆. 一种基于JTAG的CLB内建自测试方法[J]. 微电子学与计算机, 2011, 28(5): 194-196,200.

GUO De-chun, YANG Jin-xiao, CHEN Lei, et al. Build-In Self Test of CLBs Based on JTAG[J]. 2011, 28(5): 194-196.
郭德春, 杨金孝, 陈雷, 周涛, 张帆. 一种基于JTAG的CLB内建自测试方法[J]. 微电子学与计算机, 2011, 28(5): 194-196,200. DOI：

GUO De-chun, YANG Jin-xiao, CHEN Lei, et al. Build-In Self Test of CLBs Based on JTAG[J]. 2011, 28(5): 194-196. DOI：

摘要

针对Virtex-4型FPGA中可编程逻辑块故障检测的需求

提出了一种基于JTAG的内建自测试方法

并基于DEV++平台自行开发了基于并口的专用边界扫描测试软件.该方法可以比较可靠的检测FPGA中存在故障的可编程逻辑块

并能比较高的分辨率实现故障的定位.与传统的单故障检测方法相比

提出的改进型测试方法可以检测和定位多个故障CLB

并可以对故障类型进行诊断.实验结果表明:提出的测试方法可以精确的检测和定位存在故障的多个CLB

对具有类似结构的SRAM型FPGA具有普遍适用性.

Abstract

This paper proposes a Built-In Self-Test approach able to detect and accurately diagnose all single and practically all multiple faulty configurable logic blocks (CLBs) in Virtex-4 FPGA with better diagnostic resolution.Unlike conventional BIST

the method proposed could detect and locate multiple fault CLBs concurrently.Based on the location of the fault CLBs

we could also identify their internal faulty modules or modes of operation.For the completion of fault testing

a testing program is developed.The testing result shows that the method proposed could accurately detect and locate the fault CLBs.This kind of method is easily scalable to other SRAM FPGA with similar architecture.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of Extendable JTAG Controller IP Core for Mixed-signal VLSI

Design of HW/SW Co-verification for a SoC Based on JTAG

Steganography model guided by attention mechanism and improved dense convolution

Design of ultra-low power real-time clock circuits

Aerial small object detection algorithm based on improved RT-DETR

Related Author

DUAN Yan-liang

WEI Ting-cun

GAO Wu

XU Wang-yang

YU Zhi-guo

WEI Jing-he

Related Institution

School of Computer, Northwestern Polytechnical University, Xi′an

The 58th Research Institute of CETC

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰