The Region Turn Algorithm Used in 2D Mesh Network-on-Chip

LIU Dong-sheng; CHEN Zong-zheng; ZOU Xue-cheng; ZHENG Hao; GUO Qing

Chinese

您当前的位置：

首页 >

文章列表页 >

The Region Turn Algorithm Used in 2D Mesh Network-on-Chip

更新时间：2026-09-04

- The Region Turn Algorithm Used in 2D Mesh Network-on-Chip
- Vol. 29, Issue 5, Pages: 6-9(2012)
- 作者机构：
  
  华中科技大学超大规模集成电路与系统研究中心,湖北,武汉,430074
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2012
- 稿件说明：
移动端阅览
刘冬生, 陈宗正, 邹雪城, 郑浩, 郭擎. 应用于二维Mesh结构片上网络的区域转弯路由算法[J]. 微电子学与计算机, 2012, 29(5): 6-9.

LIU Dong-sheng, CHEN Zong-zheng, ZOU Xue-cheng, et al. The Region Turn Algorithm Used in 2D Mesh Network-on-Chip[J]. 2012, 29(5): 6-9.
刘冬生, 陈宗正, 邹雪城, 郑浩, 郭擎. 应用于二维Mesh结构片上网络的区域转弯路由算法[J]. 微电子学与计算机, 2012, 29(5): 6-9. DOI：

LIU Dong-sheng, CHEN Zong-zheng, ZOU Xue-cheng, et al. The Region Turn Algorithm Used in 2D Mesh Network-on-Chip[J]. 2012, 29(5): 6-9. DOI：

摘要

本文针对二维Mesh结构片上网络

在转弯模型的基础上提出一种新的路由算法——区域转弯算法

以获得更低的延迟时间和更高的吞吐率.该算法利用当前节点的X坐标

将整个Mesh网络划分为两个部分

目的节点X坐标小于当前节点X坐标的实行西优先算法

反之实行北最后算法.仿真结果表明

该算法相比于XY路由算法

平均延迟时间有所降低

当负载为40cycles/message时

延迟时间降低最大

为13.99%.吞吐率在负载为20cycles/message时最大提高13.56%.

Abstract

In this paper

we proposed a new routing algorithm for 2D Mesh NoC based on the Turn Model

named Region Turn Algorithm

to achieve lower latency and higher throughput.The whole Mesh network is divided into two parts based on the current nodes X coordinate in our new algorithm.If the X coordinate of destination nodes is less than the current nodes X coordinate

we adopt the West First algorithm

whereas the North Last algorithm is implemented.The simulation results show that our algorithm can reduce the latency and improve the throughput compared with XY routing algorithm.When the load is 40 cycles/message

the latency reduce the maximum is 13.99%

throughput increased 13.56% at the load of 20 cycles/message.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Design of ultra-low power real-time clock circuits

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Research on the design of blockchain-based AI-generated content traceability framework

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰