A Second-Order Curvature-Compensated Band-Gap Voltage Reference

ZHANG Zong-hang; ZHAO Yi-qiang; GENG Jun-feng

Chinese

您当前的位置：

首页 >

文章列表页 >

A Second-Order Curvature-Compensated Band-Gap Voltage Reference

更新时间：2026-09-04

- A Second-Order Curvature-Compensated Band-Gap Voltage Reference
- Vol. 29, Issue 5, Pages: 15-19(2012)
- 作者机构：
  
  天津大学电子信息工程学院,天津,300072
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2012
- 稿件说明：
移动端阅览
张宗航, 赵毅强, 耿俊峰. 一种二阶曲率补偿带隙基准电压源[J]. 微电子学与计算机, 2012, 29(5): 15-19.

ZHANG Zong-hang, ZHAO Yi-qiang, GENG Jun-feng. A Second-Order Curvature-Compensated Band-Gap Voltage Reference[J]. 2012, 29(5): 15-19.
张宗航, 赵毅强, 耿俊峰. 一种二阶曲率补偿带隙基准电压源[J]. 微电子学与计算机, 2012, 29(5): 15-19. DOI：

ZHANG Zong-hang, ZHAO Yi-qiang, GENG Jun-feng. A Second-Order Curvature-Compensated Band-Gap Voltage Reference[J]. 2012, 29(5): 15-19. DOI：

摘要

利用CMOS工艺中Poly电阻和N-well电阻温度系数的不同

设计了一种输出可调的二阶曲率补偿带隙基准电压源.采用Chartered 0.35μm CMOS工艺模型

使用Cadence工具对电路进行了仿真

结果表明电路在电源电压为1.8V时可正常工作

当其在1.8~3V范围内变化时

基准电压变化仅有3.8mV;工作电压为2V时

输出基准电压在-40 ℃到80 ℃的温度范围内温度系数为1.6ppm/℃

工作电流为24μA

低频下的电源抑制比为-47dB.该带隙基准电压源的设计可以满足低温漂、高稳定性、低电源电压以及低功耗的要求.

Abstract

A second-order curvature-compensated bandgap voltage reference with adjustable output voltage is presented

which employs the different temperature coefficients between poly resistor and N-well resistor in the CMOS process.The circuit was simulated by Cadence tool with Chartered 0.35 μm CMOS model.The results show that the circuit can operate down to a 1.8V supply

the variation of the output voltage is only 3.8 mV.The temperature coefficient of the output voltage reference is 1.6 ppm/℃ from-40 ℃ to 80 ℃ and the current is 24 μA at supply voltage of 2 V

and the power supply rejection ratio (PSRR) is-47 dB at low-frequency.The bandgap voltage reference meets the need of low temperature coefficient

high stability

low supply voltage and low power consumption.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Aerial small object detection algorithm based on improved RT-DETR

Implementation and verification of a dual-chain power gating strategy for low power design

Research on the design of blockchain-based AI-generated content traceability framework

Design of ultra-low power real-time clock circuits

High gain stability high temperature operational amplifier based on reverse body bias

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰