您当前的位置:
首页 >
文章列表页 >
A Low Power High Efficiency Unified Cache IP Design with AHB-AXI Bus Interface
更新时间:2026-09-04
    • A Low Power High Efficiency Unified Cache IP Design with AHB-AXI Bus Interface

    • Vol. 29, Issue 5, Pages: 46-49(2012)
    • Published:2012

    移动端阅览

  • A Low Power High Efficiency Unified Cache IP Design with AHB-AXI Bus Interface[J]. 2012, 29(5): 46-49. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

0

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

A feature-oriented context understanding and slice analysis network for tuberculosis detection
Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement
High gain stability high temperature operational amplifier based on reverse body bias
Aerial small object detection algorithm based on improved RT-DETR
Lightweight countermeasures against Spectre attacks on the branch prediction unit

Related Author

No data

Related Institution

No data
0