Design of a PET Front-end Readout ASIC for SPM Detector

SHEN Lin-kai; GAO De-yuan; WEI Ting-cun; GAO Wu; ZENG Hui-ming

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of a PET Front-end Readout ASIC for SPM Detector

更新时间：2026-09-04

- Design of a PET Front-end Readout ASIC for SPM Detector
- Vol. 29, Issue 4, Pages: 84-88(2012)
- 作者机构：
  
  西北工业大学计算机学院,陕西,西安,710072
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2012
- 稿件说明：
移动端阅览
沈林凯, 高德远, 魏廷存, 高武, 曾蕙明. 基于硅光电倍增管的PET前端读出ASIC设计[J]. 微电子学与计算机, 2012, 29(4): 84-88,93.

SHEN Lin-kai, GAO De-yuan, WEI Ting-cun, et al. Design of a PET Front-end Readout ASIC for SPM Detector[J]. 2012, 29(4): 84-88.
沈林凯, 高德远, 魏廷存, 高武, 曾蕙明. 基于硅光电倍增管的PET前端读出ASIC设计[J]. 微电子学与计算机, 2012, 29(4): 84-88,93. DOI：

SHEN Lin-kai, GAO De-yuan, WEI Ting-cun, et al. Design of a PET Front-end Readout ASIC for SPM Detector[J]. 2012, 29(4): 84-88. DOI：

摘要

针对SPM探测器的特点

采用TSMC 0.18μm CMOS工艺

设计了基于SPM的PET前端读出ASIC芯片

包括RGC前置放大器、积分器、整形器、采样保持电路等能量测量电路

以及鉴别器、单稳态电路等时间测量电路.Hspice仿真结果表明

该电路能够完成对SPM探测器输出信号的读出和处理功能

满足PET系统设计要求.

Abstract

The front-end readout ASIC of a PET with SPM detectors is designed based on TSMC 0.18um CMOS process.The designed chip consists of both the energy and time measurement chain

including RGC pre-amplifier

integrator

shaper

sample and hold circuit

discriminator

monostable circuit and so on.The Hspice simulation results show that

the designed front-end readout ASIC can accomplish the functions of readout and process of the signals from SPM detector

and satisfies the requirements of PET system.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Design of ultra-low power real-time clock circuits

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

A review of large model development: technological evolution from BERT to Deepseek

Implementation and verification of a dual-chain power gating strategy for low power design

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰