Implementations of 32-bits Fixed and Floating Point Trigonometric Functions with FPGA

WU Qing-da; HE Shu-zhuan; PAN Hong-bing; SHA Jin; LI Wei

Chinese

您当前的位置：

首页 >

文章列表页 >

Implementations of 32-bits Fixed and Floating Point Trigonometric Functions with FPGA

更新时间：2026-09-04

- Implementations of 32-bits Fixed and Floating Point Trigonometric Functions with FPGA
- Vol. 29, Issue 1, Pages: 113-116(2012)
- 作者机构：
  
  南京大学微电子设计研究所,江苏,南京,210093
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2012
- 稿件说明：
移动端阅览
吴庆达, 何书专, 潘红兵, 沙金, 李伟. 32位定浮点数正余弦函数FPGA实现方法[J]. 微电子学与计算机, 2012, 29(1): 113-116.

WU Qing-da, HE Shu-zhuan, PAN Hong-bing, et al. Implementations of 32-bits Fixed and Floating Point Trigonometric Functions with FPGA[J]. 2012, 29(1): 113-116.
吴庆达, 何书专, 潘红兵, 沙金, 李伟. 32位定浮点数正余弦函数FPGA实现方法[J]. 微电子学与计算机, 2012, 29(1): 113-116. DOI：

WU Qing-da, HE Shu-zhuan, PAN Hong-bing, et al. Implementations of 32-bits Fixed and Floating Point Trigonometric Functions with FPGA[J]. 2012, 29(1): 113-116. DOI：

摘要

本文首先介绍了查表算法和Cordic算法原理

在这两种算法基础上

用Verilog HDL语言对32位定点数的正余弦函数进行了编程设计

结合仿真综合结果

对这两种方法从运算精度

运算速度和占用硬件资源几方面进行了分析.进而采用不经过浮点定点转换

直接在Cordic算法改进的基础上实现32位浮点数的正余弦函数FPGA设计.最后

对这三种实现方法进行了综合评价.

Abstract

Firstly

this paper introduces the Lookup-table algorithm and cordic algorithm.Based on the two algorithms

we program and design 32-bit fixed-point trigonometric functions with Verilog-HDL.Combined with simulation

we evaluate these two methods by comparing operation precision

operation speed and hardware resources occupied.Then

we design the 32-bit floating-point trigonometric functions directly based on improved cordic algorithm without floating-fixed exchange.Finally

we evaluate these three methods.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Fixed rotation sequence CORDIC algorithm based on maximum approximation angle

Design of a 80 Bits Extended Double Precision Floating-Point Trigonometric Computing Unit

Aerial small object detection algorithm based on improved RT-DETR

Implementation and verification of a dual-chain power gating strategy for low power design

Research on the design of blockchain-based AI-generated content traceability framework

Related Author

WANG Yu

JIANG Ping

WANG Jian-zhuang

ZHANG Jia

TANG Wei

SHENG Ting-yi

Zhao Wen-qi

AI Diao

Related Institution

School of Mechanical Science & Engineering, Huazhong University of Science and Technology

Xi'an Microelectronics Technology Institute

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰