FPGA Application of Onboard Space Lossless Image Compression Based on LOCO-I Algorithm

CHEN Jun; WANG Huai-chao; GU Xiao-dong; CHEN Xiao-min

Chinese

您当前的位置：

首页 >

文章列表页 >

FPGA Application of Onboard Space Lossless Image Compression Based on LOCO-I Algorithm

更新时间：2026-09-04

- FPGA Application of Onboard Space Lossless Image Compression Based on LOCO-I Algorithm
- Vol. 28, Issue 11, Pages: 169-173(2011)
- 作者机构：
  
  1. 中国科学院空间科学与应用研究中心,北京,100190
  2. 中国科学院机构研究生院,北京,100049
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2011
- 稿件说明：
移动端阅览
陈军, 王怀超, 顾晓东, 陈晓敏. 基于LOCO-I算法的星载图像无损压缩的FPGA实现[J]. 微电子学与计算机, 2011, 28(11): 169-173.

CHEN Jun, WANG Huai-chao, GU Xiao-dong, et al. FPGA Application of Onboard Space Lossless Image Compression Based on LOCO-I Algorithm[J]. 2011, 28(11): 169-173.
陈军, 王怀超, 顾晓东, 陈晓敏. 基于LOCO-I算法的星载图像无损压缩的FPGA实现[J]. 微电子学与计算机, 2011, 28(11): 169-173. DOI：

CHEN Jun, WANG Huai-chao, GU Xiao-dong, et al. FPGA Application of Onboard Space Lossless Image Compression Based on LOCO-I Algorithm[J]. 2011, 28(11): 169-173. DOI：

摘要

LOCO-I图像无损压缩算法是JPEG-LS标准的核心算法.文中针对于星载图像无损压缩的具体应用

充分利用了流水和并行技术

给出了基于该算法的高速星载图像无损压缩核的设计和实现.压缩验证系统实验结果表明

该设计可每周期处理一个像素

50MHz频率下数据处理速度可达400Mbps

满足星载图像无损压缩的实际要求.

Abstract

LOCO-I lossless image compression algorithm was selected as the core algorithm of JPEG-LS.This paper focuses on specific applications of onboard image lossless compression and presents the FPGA architectural design based on pipeline and parallel techniques.This design was implemented on a Xilinx XC2V1000.The data throughout is 400 Mbps when the clock is 50 MHz.The experimental results indicate that this design can performed in high-speed

and meet the need of real time onboard image processing.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Lightweight countermeasures against Spectre attacks on the branch prediction unit

Research on the design of blockchain-based AI-generated content traceability framework

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Monte carlo analysis of V-layout trench SiC neutron detector

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰