Design of MAC Controller Based on FPGA

WANG Shi-yu; HE Zhan-zhuang; ZHANG Sheng-bing

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of MAC Controller Based on FPGA

更新时间：2026-09-04

- Design of MAC Controller Based on FPGA
- Vol. 29, Issue 2, Pages: 171-175(2012)
- 作者机构：
  
  1. 1 西北工业大学软件与微电子学院,陕西,西安,710072
  2. 2 西安微电子技术研究所,陕西,西安,710054
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2012
- 稿件说明：
移动端阅览
王时雨, 贺占庄, 张盛兵. 基于FPGA的以太网MAC控制器的实现[J]. 微电子学与计算机, 2012, 29(2): 171-175.

WANG Shi-yu, HE Zhan-zhuang, ZHANG Sheng-bing. Design of MAC Controller Based on FPGA[J]. 2012, 29(2): 171-175.
王时雨, 贺占庄, 张盛兵. 基于FPGA的以太网MAC控制器的实现[J]. 微电子学与计算机, 2012, 29(2): 171-175. DOI：

WANG Shi-yu, HE Zhan-zhuang, ZHANG Sheng-bing. Design of MAC Controller Based on FPGA[J]. 2012, 29(2): 171-175. DOI：

摘要

以太网IEEE802.3协议根据LAN的特点

把数据链路层分成LLC(逻辑链路控制)和MAC(介质访问控制)两个子层.MAC层协议作为数据帧收发的基础

是以太网技术的核心

主要负责上层数据和物理层的数据流量控制和数据流的检测、校验工作.介绍了基于FPGA的10MHz/100MHz以太网MAC控制器的设计

整个设计用Verilog语言实现.自主设计开发验证板

使用Altera厂商的FPGA(EP1C20F400C8)并验证.

Abstract

Ethernet ieee802.3 agreements on the basis of the lan

Data link layer depart into LLC and MAC two layers.The MAC agreement is basis of receive data frame or send data frame

is the core of the ethernet technology

It is mainly responsible for the data and the physical layer data traffic control and data of the inspection and verification.This passage introduce design of 10 MHz/100 MHz MAC controller

Use Verilog language designed for all.Design the Validation board by myself.Use the FPGA(EP1C20F400C8)made by Altera to validate the function.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A Detection Method of Hardware Trojans Based on RTL

Implementation and verification of a dual-chain power gating strategy for low power design

Aerial small object detection algorithm based on improved RT-DETR

A review of large model development: technological evolution from BERT to Deepseek

Research on the design of blockchain-based AI-generated content traceability framework

Related Author

CHENG Xiang

LI Lei

CHENG Wei

Related Institution

Research Institute of Electronic Science and Technology, UESTC

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰