Arithmetic Operation Oriented FPGA Technology Mapping Algorithm

LU Bao-zhu; YANG Hai-gang; HAO Ya-nan; ZHANG Mo-li; CUI Xiu-hai

Chinese

您当前的位置：

首页 >

文章列表页 >

Arithmetic Operation Oriented FPGA Technology Mapping Algorithm

更新时间：2026-09-04

- Arithmetic Operation Oriented FPGA Technology Mapping Algorithm
- Vol. 29, Issue 12, Pages: 1-6(2012)
- 作者机构：
  
  1. 中国科学院机构电子学研究所,北京,100190
  2. 中国科学院研究生院,北京,100049
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2012
- 稿件说明：
移动端阅览
路宝珠, 杨海钢, 郝亚男, 张茉莉, 崔秀海. 面向算术单元的FPGA工艺映射算法[J]. 微电子学与计算机, 2012, 29(12): 1-6.

LU Bao-zhu, YANG Hai-gang, HAO Ya-nan, et al. Arithmetic Operation Oriented FPGA Technology Mapping Algorithm[J]. 2012, 29(12): 1-6.
路宝珠, 杨海钢, 郝亚男, 张茉莉, 崔秀海. 面向算术单元的FPGA工艺映射算法[J]. 微电子学与计算机, 2012, 29(12): 1-6. DOI：

LU Bao-zhu, YANG Hai-gang, HAO Ya-nan, et al. Arithmetic Operation Oriented FPGA Technology Mapping Algorithm[J]. 2012, 29(12): 1-6. DOI：

摘要

本文提出了一种针对算术单元的FPGA工艺映射算法ArithM.实验结果表明

与公认ABC中的黑盒子映射算法相比

本文算法能平均减少逻辑单元面积7%

减少电路关键路径延时5%.ArithM采用了单元共享、平衡算术链以及吸收邻近节点三种方法来优化算术资源.

Abstract

This paper proposes arithmetic mapping algorithm

ArithM.Experiments show that

compared with accepted ABC black box mapping algorithm

this algorithm can reduce area of logic blocks by 7%

and decrease circuit delay by 5%.AithM adopts three optimizations-components sharing

balancing arithmetic list and absorbing abutting resource

to reduce the mapping cost of area and delay.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of a shared-memory-based spaceborne data switching architecture

The linear leastsquares positioning algorithm based on FPGA

Algorithm optimization and hardware acceleration for YOLO post processing

Optimization and implementation of FPGA-based H.264 variable block motion estimation algorithm

A secure encryption authentication system based on integrated structure of TRNG and PUF

Related Author

WANG Runze

TANG Lei

KUANG Nailiang

LIANG Yong

FENG Zhouwu

CUI Mohan

CHEN Tao

ZHU Yifei

Related Institution

Xi'an Microelectronics Technology Institute

School of Electronics and Communication Engineering, East China Normal University

School of Microelectronics, University of Science and Technology of China

Xi'an Institute of Microelectronics Technology

School of Physics and Electronic Engineering, Shanxi University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰