A modified MRF logic with symmetrical structure is proposed in this paper
using which an 8-bit carry look-ahead adder is implemented based on a hybrid design methodology. The adder is verified using 65nm low-k TSMC technology on Synopsys HSPICE D-2010 platform. Simulations show that at 0. 25V supply voltage
the proposed adder consumes less than one microwatt per MHz. Compared with former design
the transistor count can be saved by 44. 3% and 34. 9%-38. 8% power consumption is reduced.