您当前的位置:
首页 >
文章列表页 >
A Universal High-Speed、 Low-Power Dynamic Slew-Rate Enhancement Circuit for Large Capacitancer
更新时间:2026-09-04
    • A Universal High-Speed、 Low-Power Dynamic Slew-Rate Enhancement Circuit for Large Capacitancer

    • Vol. 29, Issue 12, Pages: 75-79(2012)
    • Published:2012

    移动端阅览

  • YE Zhen-hua, YANG Hai-gang, LI Fan-yang, et al. A Universal High-Speed、 Low-Power Dynamic Slew-Rate Enhancement Circuit for Large Capacitancer[J]. 2012, 29(12): 75-79. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

19

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Design of wide-band continuous-time sigma-delta modulator based on matlab
Research on Low-power Micro-System-Chip Design Based on Partial Dynamic Self-Reconfiguration
Design of Active RFID Low-power Tag Based on DFM
A review of large model development: technological evolution from BERT to Deepseek
Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Related Author

WANG Meng-hao
HOU Xun-ping
LU Tie-jun
LU Zhen-lin
ZHAO Yuan-fu
JIAO Ye
HAN Yi-fei
ZHAO Gguang-zhong

Related Institution

Beijing Microelectronics Technology Institute
1 Beijing Microelectronics Technology Institute
2 Chinese Aerospace Electronic Technology Research Institute
Research Institute Electronic Science and Technology, University of Electronic Science and Technology of China
0