Methods of Fax Image Processing Algorithm on FPGA

LIU Jun; GONG Yun-xiang; JIN Lei

Chinese

您当前的位置：

首页 >

文章列表页 >

Methods of Fax Image Processing Algorithm on FPGA

更新时间：2026-09-04

- Methods of Fax Image Processing Algorithm on FPGA
- Vol. 30, Issue 4, Pages: 79-82(2013)
- 作者机构：
  
  1. 1 西安邮电大学机构计算机学院,陕西,西安,710121
  2. 2 西安邮电大学电子工程学院,陕西,西安,710121
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2013
- 稿件说明：
移动端阅览
刘军, 龚云祥, 金蕾. 基于FPGA实现传真图像处理算法的方法[J]. 微电子学与计算机, 2013, 30(4): 79-82.

LIU Jun, GONG Yun-xiang, JIN Lei. Methods of Fax Image Processing Algorithm on FPGA[J]. 2013, 30(4): 79-82.
刘军, 龚云祥, 金蕾. 基于FPGA实现传真图像处理算法的方法[J]. 微电子学与计算机, 2013, 30(4): 79-82. DOI：

LIU Jun, GONG Yun-xiang, JIN Lei. Methods of Fax Image Processing Algorithm on FPGA[J]. 2013, 30(4): 79-82. DOI：

摘要

为了更快速地实现对传真图像的预处理

提出了以FPGA为平台的硬件传真图像处理算法.应用HDL硬件描述语言设计并实现中值滤波

边缘锐化.像域分离等图像处理算法.此外还提出了一种改进的快速中值滤波算法

通过验证表明

该算法不但加快了处理速度

也节省了硬件资源.

Abstract

To more quickly realize the facsimile image preprocessing

this paper presents the technique implementing the fax image hardware processing based on FPGA.To use HDL hardware description language to design and realize the median filtering

edge sharpening

image area separating and other image processing algorithms.The paper also proposes a improved fast median filtering algorithm along with the hardware implementation

through verified

the algorithm not only has

more fast processing speed but also save hardware resources.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of a shared-memory-based spaceborne data switching architecture

The linear leastsquares positioning algorithm based on FPGA

Algorithm optimization and hardware acceleration for YOLO post processing

Optimization and implementation of FPGA-based H.264 variable block motion estimation algorithm

A secure encryption authentication system based on integrated structure of TRNG and PUF

Related Author

WANG Runze

TANG Lei

KUANG Nailiang

LIANG Yong

FENG Zhouwu

CUI Mohan

CHEN Tao

ZHU Yifei

Related Institution

Xi'an Microelectronics Technology Institute

School of Electronics and Communication Engineering, East China Normal University

School of Microelectronics, University of Science and Technology of China

Xi'an Institute of Microelectronics Technology

School of Physics and Electronic Engineering, Shanxi University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰