Design of a Ring Buffer Adaptive Router for Network-on-Chip

WEI Liang-fen; ZHANG You-sheng; WANG Yong

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of a Ring Buffer Adaptive Router for Network-on-Chip

更新时间：2026-09-04

- Design of a Ring Buffer Adaptive Router for Network-on-Chip
- Vol. 31, Issue 1, Pages: 17-20(2014)
- 作者机构：
  
  1. 1 安徽三联学院机构计算机科学与技术系,安徽,合肥,230601
  2. 2 合肥工业大学计算机与信息学院,安徽,合肥,230092
  3. 3 安徽工程大学机构计算机与信息学院,安徽,芜湖,241000
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2014
- 稿件说明：
移动端阅览
韦良芬, 张佑生, 王勇. 一种环形Buffer自适应NoC路由器设计[J]. 微电子学与计算机, 2014, 31(1): 17-20,24.

WEI Liang-fen, ZHANG You-sheng, WANG Yong. Design of a Ring Buffer Adaptive Router for Network-on-Chip[J]. 2014, 31(1): 17-20.
韦良芬, 张佑生, 王勇. 一种环形Buffer自适应NoC路由器设计[J]. 微电子学与计算机, 2014, 31(1): 17-20,24. DOI：

WEI Liang-fen, ZHANG You-sheng, WANG Yong. Design of a Ring Buffer Adaptive Router for Network-on-Chip[J]. 2014, 31(1): 17-20. DOI：

摘要

在片上网络（Network-on-Chip，NoC）系统中，对路由器缓存进行有效的设计及管理，能够有效提高系统多方面的性能.设计了一种环形缓冲结构的自适应路由器，该路由器中所有通道的缓冲资源相互连接形成一个封闭的环，繁忙的输入通道能够共享其他通道的空闲缓冲资源.2D M esh网络中的实验结果表明，环形缓冲结构的路由器与传统路由器相比，能量消耗得到了降低，缓冲使用缩小了5倍.此外，大量的仿真研究表明，该路由器结构提高了网络性能，减少了平均信息延时.

Abstract

In the system of the Network-on-chip (NoC)

design and management of router cache can improve performance of system effectively in many aspects.This paper designed a ring buffer adaptive router.In the router of ring buffer structure

buffer resources of all channels are connected to each other

and form a closed ring

when an input channel is busy

it can share the free buffer resources of other channels.Implementation results show that energy consumption has been reduced

buffer using reduces 5 times when compared with a traditional router in 2D Mesh network.In addition

a large number of simulation studies show that the router improves the network performance

and reduces the average message delay.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Congestion and Hotspot Aware Router Design for Low Latency Network-on-Chip

A Kind of Low Latency NoC Fault-Tolerant Mechanism Combined with Router Bypass Channel

Design of a Deadlock-free Multicasting Router for NoC Based on Path

Design of NoC Router Based on SDM

An Adaptive Dynamic Caching Access Control Algorithmstrategy

Related Author

HUANG Xin-ming

SUN Ling

SUN Hai-yan

SHI Shi-ling

LIU Yan-hua

ZHOU Weng-qiang

ZHOU Duo

ZHANG Jin-yi

Related Institution

School of Electronic Information, Nantong University

Department of Electrical and Computer Engineering, Worcester Polytechnic Institute

1 Microelectronic Research and Development Center Shanghai University

2 Key Laboratory of Special Fiber Optics and Optical Access Networks, Ministry of Education Shanghai University

Key Laboratory of Advanced Displays and system Application, Ministry of Education, Shanghai University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰