Design and Implementation of a SATA Bridge with Configurable Encryption Algorithm

TAN Fan; LI Shu-guo

Chinese

您当前的位置：

首页 >

文章列表页 >

Design and Implementation of a SATA Bridge with Configurable Encryption Algorithm

更新时间：2026-09-04

- Design and Implementation of a SATA Bridge with Configurable Encryption Algorithm
- Vol. 30, Issue 12, Pages: 22-26(2013)
- 作者机构：
  
  清华大学微电子所,北京,100084
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2013
- 稿件说明：
移动端阅览
谭帆, 李树国. 可配置加密算法的SATA桥接器的设计与实现[J]. 微电子学与计算机, 2013, 30(12): 22-26,30.

TAN Fan, LI Shu-guo. Design and Implementation of a SATA Bridge with Configurable Encryption Algorithm[J]. 2013, 30(12): 22-26.
谭帆, 李树国. 可配置加密算法的SATA桥接器的设计与实现[J]. 微电子学与计算机, 2013, 30(12): 22-26,30. DOI：

TAN Fan, LI Shu-guo. Design and Implementation of a SATA Bridge with Configurable Encryption Algorithm[J]. 2013, 30(12): 22-26. DOI：

摘要

针对大容量数据在存储过程中出现的安全问题，提出了一种可配置加密算法的SATA加密桥接器，在不更换现有设备的情况下，对硬盘中的数据进行加密。首先分析了当前硬盘加密技术的现状，然后结合当前主流的SATA接口给出了系统的总体架构和详细的设计方案。本设计在Xilinx XUPV5平台上进行了实现，以AES加密算法为例，在ECB模式下使用256 bit密钥能够达到理论值284 MB/s的加解密吞吐率。测试结果表明，该加密桥接器不仅能够实现对硬盘数据加解密的功能，而且具有较好的兼容性。

Abstract

In order to deal with security issues aroused during storage of large amount of data

we present an algorithm-configurable SATA encryption bridge

which can encrypt the data in the hard drive without replacing existing equipment.This paper first analyzes the status of current hard drive encryption technology

then combine with the current mainstream SATA interface to give an overall architecture of the encryption system and details of this design. We implement the design on Xilinx XUPV5 platform with AES encryption algorithm and get a theoretical throughput of 284 MB/s in ECB mode using 256 bit key.Test results show that the encryption bridge is not only able to encrypt and decrypt data in the hard drive

but also has a good compatibility with other hardware.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Image encryption scheme combining dual random phase encoding and AES

A Block Cipher Oriented Coarse-Grained Reconfigurable Array and AES Algorithm Mapping

Design and Implementation of Mobile Hard Disk Encryption and Decryption Cards

Disk-Encrypt Design Based on SATA Interface With Automatic Speed-Configuration

AES Module Level Verification Based on UVM

Related Author

WANG Ying

YE Shu-cheng

WANG Yong

LIU Lei-bo

GUO Yan-song

CAO Hai-bo

ZHANG Bo-quan

QIN Zong-qing

Related Institution

School of computers, Guangdong University of Technology

Institute of Microelectronics, Tsinghua University

1 College of Computer, Guangdong University of Technology

2 National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Technology of China

Department of Microelectronics, Xi'an Jiaotong University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰