The Research of Bayer Format Color Image Recovery System Based on FPGA

WANG Yuanbo; HU Yonghui; GAO Wei; YANG Jianfeng

Chinese

您当前的位置：

首页 >

文章列表页 >

The Research of Bayer Format Color Image Recovery System Based on FPGA

更新时间：2026-09-04

- The Research of Bayer Format Color Image Recovery System Based on FPGA
- Vol. 30, Issue 10, Pages: 77-80(2013)
- 作者机构：
  
  1. 中国科学院机构西安光学精密机械研究所,陕西,西安,710119
  2. 中国科学院国家授时中心,陕西,西安,710600
  3. 中国科学院研究生院,北京,100039
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2013
- 稿件说明：
移动端阅览
王渊博, 胡永辉, 高伟, 杨建峰. 基于FPGA的Bayer格式彩色图像恢复系统研究[J]. 微电子学与计算机, 2013, 30(10): 77-80.

WANG Yuanbo, HU Yonghui, GAO Wei, et al. The Research of Bayer Format Color Image Recovery System Based on FPGA[J]. 2013, 30(10): 77-80.
王渊博, 胡永辉, 高伟, 杨建峰. 基于FPGA的Bayer格式彩色图像恢复系统研究[J]. 微电子学与计算机, 2013, 30(10): 77-80. DOI：

WANG Yuanbo, HU Yonghui, GAO Wei, et al. The Research of Bayer Format Color Image Recovery System Based on FPGA[J]. 2013, 30(10): 77-80. DOI：

摘要

利用快速发展的FPGA技术

在数码摄影系统前端对Bayer格式图像进行实时彩色图像复原.对比了几种插值算法

并结合PSNR选取最佳插值算法.本系统中使用的改进Bayer插值算法

仅用到加法和移位算法

所以硬件实现起来非常容易

同时也提高了系统的实时性.FPGA作为主控芯片

结构简单

可编程性强

使整个系统具有较大的灵活性.

Abstract

In front of digital cameras system

to Bayer format image real-time color restoration with the rapid development of FPGA techniques.Comparison of several interpolation algorithm and PSNR for selecting the best interpolation algorithm.The improved Bayer interpolation algorithm was only used addition and shift algorithm in the system

so the hardware realization is very easy and improves the system real-time.FPGA as the master control chip

has the advantages of simple structure and programmable

so that the whole system has great flexibility.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A feature-oriented context understanding and slice analysis network for tuberculosis detection

High gain stability high temperature operational amplifier based on reverse body bias

A high-efficiency charge pump for ultra-low voltage boost systems

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Design of ultra-low power real-time clock circuits

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰