Design and Implementation of a Portable ARINC429 Bus Communication Interface

WANG Zhan-ling; ZHANG Deng-fu; LI Yun-jie; YUE Chong-wang; JIA Kai-ji

Chinese

您当前的位置：

首页 >

文章列表页 >

Design and Implementation of a Portable ARINC429 Bus Communication Interface

更新时间：2026-09-04

- Design and Implementation of a Portable ARINC429 Bus Communication Interface
- Vol. 30, Issue 7, Pages: 133-136(2013)
- 作者机构：
  
  空军工程大学机构航空航天工程学院,陕西,西安,710038
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2013
- 稿件说明：
移动端阅览
王占领, 张登福, 李云杰, 岳崇旺, 贾开吉. 便携式ARINC429总线通信接口的设计与实现[J]. 微电子学与计算机, 2013, 30(7): 133-136.

WANG Zhan-ling, ZHANG Deng-fu, LI Yun-jie, et al. Design and Implementation of a Portable ARINC429 Bus Communication Interface[J]. 2013, 30(7): 133-136.
王占领, 张登福, 李云杰, 岳崇旺, 贾开吉. 便携式ARINC429总线通信接口的设计与实现[J]. 微电子学与计算机, 2013, 30(7): 133-136. DOI：

WANG Zhan-ling, ZHANG Deng-fu, LI Yun-jie, et al. Design and Implementation of a Portable ARINC429 Bus Communication Interface[J]. 2013, 30(7): 133-136. DOI：

摘要

为使计算机与ARINC429总线的数据通信更加方便快捷，本文设计了一种基于 USB总线的ARINC429总线通信接口。接口采用功能模块的方法，将数据USB总线通信接口模块、缓冲模块、定时模块均集成于一片FP-GA上，同时还设计了ESD保护电路。文中给出了接口的总体设计及工作原理，经实际测试，结果满足设计要求，达到了接口可靠和便携的目的。

Abstract

In order to make the data communication between the computer and ARINC 429 bus more easy and fast

An ARINC429 bus communication interface based on USB bus is designed.With modular method

this design integrates the data buffer module and USB communication interface module in one FPGA chip

and a ESD protection circuit is designed.The integrated design and the operational principle of the interface are given.After the testing

the result corresponds with the design demand

and implement the reliability and portability of interface.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design and Research Implementation of Multichannel ARINC429 Bus Protocol IP Core

Design of a shared-memory-based spaceborne data switching architecture

The linear leastsquares positioning algorithm based on FPGA

Algorithm optimization and hardware acceleration for YOLO post processing

Optimization and implementation of FPGA-based H.264 variable block motion estimation algorithm

Related Author

WEI Yong-sheng

XIANG Xin

WANG Zhan-ling

WANG Runze

TANG Lei

KUANG Nailiang

LIANG Yong

FENG Zhouwu

Related Institution

1 School of Aeronautics and Astronautics, Air Force Engineering University

2 Beijing Military Region Air Force Air Traffic Control Center

Xi'an Microelectronics Technology Institute

School of Electronics and Communication Engineering, East China Normal University

School of Microelectronics, University of Science and Technology of China

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰