Design of a Precision Current Reference with Curvature-Compensated

ZHANG Liang; ZHANG Guo-jun

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of a Precision Current Reference with Curvature-Compensated

更新时间：2026-09-04

- Design of a Precision Current Reference with Curvature-Compensated
- Vol. 31, Issue 1, Pages: 137-141(2014)
- 作者机构：
  
  电子科技大学电子薄膜与集成器件国家重点实验室机构,四川,成都,610054
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2014
- 稿件说明：
移动端阅览
张亮, 张国俊. 基于曲率补偿的高精度基准电流源的设计[J]. 微电子学与计算机, 2014, 31(1): 137-141.

ZHANG Liang, ZHANG Guo-jun. Design of a Precision Current Reference with Curvature-Compensated[J]. 2014, 31(1): 137-141.
张亮, 张国俊. 基于曲率补偿的高精度基准电流源的设计[J]. 微电子学与计算机, 2014, 31(1): 137-141. DOI：

ZHANG Liang, ZHANG Guo-jun. Design of a Precision Current Reference with Curvature-Compensated[J]. 2014, 31(1): 137-141. DOI：

摘要

集成电路对基准电流源的精度和功耗要求越来越高.本文在求和型基准电流源的基础上通过一个简单易行的结构对基准电流进行高阶曲率补偿，然后再进行分段曲率补偿，得到一种高精度、低功耗、高电源抑制比的基准电流源.在TSMC_0.5μm BCD工艺下，经Spectre仿真实验表明，在-45~150℃的温度范围内，电流变化仅为0.032μA，温度系数为25×10/℃；在6V工作电压下，电源抑制比为142dB，电路的静态电流为115.4μA，功耗约为0.69mW.

Abstract

Integrated circuit have a greater demands for power and precision of current reference.A high-order compensated was used for current reference which based on current summing mode through a simple structure in this paper

then a piecewise curvature-compensated for the current reference.The circuit features high precision、low power consumption、high power supply rejection ratio (PSRR).Spectre simulation with TSMC_0.5μm BCD process shows the change of current is 0.032 μA and the temperature coefficient is 25 × 10℃ in the range-45~150℃

and at 6 V supply voltage

PSRR is 142 dB

the quiescent current is 115.4 μA

the power dissipation is 0.69 mW.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Review of low power and high precision reference

Steganography model guided by attention mechanism and improved dense convolution

Research on the design of blockchain-based AI-generated content traceability framework

Implementation and verification of a dual-chain power gating strategy for low power design

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Related Author

ZHONG Zhaoyang

LI Yan

WANG Weiguang

CHEN Ming

TU Jiahua

Related Institution

Beijing Information Science and Technology University

Institute of Microelectronics of the Chinese Academy of Sciences

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰