1 GHz Clock Oscillator with Process and Temperature Compensation

TANG Ning; LI Wei

Chinese

您当前的位置：

首页 >

文章列表页 >

1 GHz Clock Oscillator with Process and Temperature Compensation

更新时间：2026-09-04

- 1 GHz Clock Oscillator with Process and Temperature Compensation
- Vol. 30, Issue 8, Pages: 165-168(2013)
- 作者机构：
  
  桂林电子科技大学信息与通信学院,广西,桂林,541004
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2013
- 稿件说明：
移动端阅览
唐宁, 李维. 具有温度和工艺补偿的1GHz时钟振荡器的设计[J]. 微电子学与计算机, 2013, 30(8): 165-168.

TANG Ning, LI Wei. 1 GHz Clock Oscillator with Process and Temperature Compensation[J]. 2013, 30(8): 165-168.
唐宁, 李维. 具有温度和工艺补偿的1GHz时钟振荡器的设计[J]. 微电子学与计算机, 2013, 30(8): 165-168. DOI：

TANG Ning, LI Wei. 1 GHz Clock Oscillator with Process and Temperature Compensation[J]. 2013, 30(8): 165-168. DOI：

摘要

为了克服时钟振荡器对温度和工艺的敏感性，基于 SMIC 0.18μm 标准 CMOS 工艺，设计并实现了具有工艺参数漂移和温度系数漂移补偿特性的1 GHz 时钟振荡器电路.采用了温度系数和阈值电压感应模块，使得振荡频率在工艺和温度变化时仍具有较高的稳定性，同时加入整形电路，形成轨对轨的方波时钟信号.经仿真表明，在电源电压1.8V 下，不同工艺角ff，ss，tt，频率的最大偏移为1.43%.工作温度变化范围-40~125℃时，频率的最大偏移为0.87%，达到频率稳定度的要求.

Abstract

In order to overcome the clock oscillators sensitivity to temperature and process

designing and implementing a 1 GHz clock oscillator circuit with process and temperature compensation based on a SMIC 0.18 μm standard CMOS process.The oscillator uses a temperature compensated block and a threshod voltage sensing block. With these blocks

the frequency still has high stability when process and temperatrue change.In the meantime

adding the shaping circuit to form the rail to rail square wave clock signal.Measurements are made in the supply power of 1.8 V

across the process corners ff

and a temperature range of-40℃ to 125℃

they indicate a worst case variation of 2.08% and 2.3% respectively.Achieving the acquirement of frequency stability.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A TSV diagnosis method based on reconfigurable ring oscillator

A low noise fast locking charge pump phase locked loop based on 22 nm FDSOI process

Methods for Measuring Clock Skew on FPGA Devices

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Research on the design of blockchain-based AI-generated content traceability framework

Related Author

CHEN Tian

ZHANG Yunfei

LIU Jun

LU Yingchun

WU Daping

CHEN Weikun

SHAO Yuhan

HOU Lingyan

Related Institution

School of Computer and Information, Hefei University of Technology

School of Microelectronics, Hefei University of Technology

College of Information and Communication Engineering, Harbin Engineering University

Guangdong Greater Bay Area Institute of Integrated Circuit and System

Wuxi Zhongweiyixin Co., Ltd.

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰