Array-Based Parallel Computing Architecture of Fixed-Size -Block Full Search Fractal Coding

ZHAO Wei

Chinese

您当前的位置：

首页 >

文章列表页 >

Array-Based Parallel Computing Architecture of Fixed-Size -Block Full Search Fractal Coding

更新时间：2026-09-04

- Array-Based Parallel Computing Architecture of Fixed-Size -Block Full Search Fractal Coding
- Vol. 30, Issue 9, Pages: 164-168(2013)
- 作者机构：
  
  河南大学机构国际教育学院,河南,开封,475001
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2013
- 稿件说明：
移动端阅览
赵伟. 基于阵列的固定块全搜索分形编码并行计算结构[J]. 微电子学与计算机, 2013, 30(9): 164-168.

ZHAO Wei. Array-Based Parallel Computing Architecture of Fixed-Size -Block Full Search Fractal Coding[J]. 2013, 30(9): 164-168.
赵伟. 基于阵列的固定块全搜索分形编码并行计算结构[J]. 微电子学与计算机, 2013, 30(9): 164-168. DOI：

ZHAO Wei. Array-Based Parallel Computing Architecture of Fixed-Size -Block Full Search Fractal Coding[J]. 2013, 30(9): 164-168. DOI：

摘要

与DCT结合的分形编码能够利用两种技术的优点，在提供较高压缩比的同时确保图像的质量。分形编码对于计算量的需求是制约其编解码速度进而影响其应用实时性的主要因素。本文针对固定块大小分形编码与DC T结合的编码结构的计算步进行分析，针对占其主要计算开销的固定块大小全搜索分形编码结构，研究其数据局部性和计算并行性，应用阵列结构，提出一种结构规整、易于扩展并能够方便实现的并行计算结构。该结构能够映射为VLSI实现，以高效的硬件结构提供编解码计算结构所要求的实时性。

Abstract

The combination of fractal coding and DCT can take advantage of the benefits of both technologies. Higher compression ratio is provided

and at the same time

the quality of image is acceptable.The calculation amount of fractal coding is the main factor

which is restricting its codec speed

and affects its real-time applications.In this paper

fixed-block-size fractal coding and DCT encoding structure calculation step is analyzed.The data locality and computational parallelism of full search fractal coding structure is studied

which is the major computational overhead.A regular parallel computing structure is proposed by using array structure.This structure is scalable and can be easily mapped to VLSI implementation.The efficient hardware structure can meet the real-time requirements of the codec computing structure.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The Design and Implementation of Data Flow Processing Unit of Dynamical Reconfigurable Array Processor

Application and Research on Three-dimensional Electromagnetic Radiation Calculation Using MPI+OpenMP Paradigms

Study of a Visualized and Parallel Simulation Method for M5

Dynamic Reconfigurable Array Processor Design

Lightweight countermeasures against Spectre attacks on the branch prediction unit

Related Author

SHAN Rui

LI Tao

JIANG Lin

TANG Long

HE Bing

ZHANG Wu

JI Wei-xing

WANG Yong-hui

Related Institution

School of Electronic Engineering, Xi'an University of Posts and Telecommunications

School of Computer Engineering and Science, Shanghai University

School of Computer Science and Technology, Beijing Institute of Technology

School of Microelectronics, Shanghai Jiaotong University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰