您当前的位置:
首页 >
文章列表页 >
A FPGA Implementation of Frequency-Domain Anti-jamming Algorithm Based on a Structure of High-Speed FFT
更新时间:2026-09-04
    • A FPGA Implementation of Frequency-Domain Anti-jamming Algorithm Based on a Structure of High-Speed FFT

    • Vol. 31, Issue 5, Pages: 32-35(2014)
    • Published:2014

    移动端阅览

  • ZHOU Jing-long. A FPGA Implementation of Frequency-Domain Anti-jamming Algorithm Based on a Structure of High-Speed FFT[J]. 2014, 31(5): 32-35. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

12

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

ASIC implementation of digital upconverter in 8GS/s-14bit RF-DAC
The Improvement and Implementation of CORDIC Algorithm Based on Embedded System
A GPS Signal Acquisition Scheme Based on Interpolated Local Code
FFT-Based Acquisition for Weak GPS Signals
A FPGA Realization of CORDIC Based High Speed Variable Point FFT

Related Author

ZHANG Fei
JIA Han-bo
WU Jin
ZHOU Lei
WU Dan-yu
YAN Jiang
WANG Xu-xing
LI Mei-jun

Related Institution

College of Information, North China University of Technology
University of Chinese Academy of Sciences
DT Mobile Communication Equipment Co., Ltd.
School of Electric and Communication Engineering, Shaanxi University of Science and Technology, Xi′an
School of Microelectronics, Shanghai Jiaotong University
0