Parallelization of NCS Algorithm Based on Heterogeneous Multi-core Prototype Chip

QIAN Yu; PAN Hong-bing; HE Shu-zhuan; LI Li; LI Wei; HAN Feng

Chinese

您当前的位置：

首页 >

文章列表页 >

Parallelization of NCS Algorithm Based on Heterogeneous Multi-core Prototype Chip

更新时间：2026-09-04

- Parallelization of NCS Algorithm Based on Heterogeneous Multi-core Prototype Chip
- Vol. 31, Issue 4, Pages: 87-91(2014)
- 作者机构：
  
  1. 1 南京大学电子科学与工程学院微电子设计研究所,江苏,南京,210093
  2. 2 江苏省光电信息功能材料重点实验室机构,江苏,南京,210093
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2014
- 稿件说明：
移动端阅览
钱禹, 潘红兵, 何书专, 李丽, 李伟, 韩峰. 基于异构多核原型芯片的NCS算法并行化[J]. 微电子学与计算机, 2014, 31(4): 87-91.

QIAN Yu, PAN Hong-bing, HE Shu-zhuan, et al. Parallelization of NCS Algorithm Based on Heterogeneous Multi-core Prototype Chip[J]. 2014, 31(4): 87-91.
钱禹, 潘红兵, 何书专, 李丽, 李伟, 韩峰. 基于异构多核原型芯片的NCS算法并行化[J]. 微电子学与计算机, 2014, 31(4): 87-91. DOI：

QIAN Yu, PAN Hong-bing, HE Shu-zhuan, et al. Parallelization of NCS Algorithm Based on Heterogeneous Multi-core Prototype Chip[J]. 2014, 31(4): 87-91. DOI：

摘要

NCS算法（nonlinear chirp scaling，非线性调频变标）可以处理大耦合SAR（Synthetic Aperture Radar）回波，实现精确聚焦，但串行NCS算法的成像时间很难达到实时成像要求.为了提高算法效率，采用子孔径结构的NCS改进算法，在自主设计的NoC（Network on Chip）异构多核原型芯片上并行实现了实时NCS成像算法.与串行算法相比，并行化后可以大大缩短成像时间，通过与单次子孔径的理论计算值对比，得出实际并行效率达到90.06%.

Abstract

NCS algorithm (nonlinear chirp scaling) can deal with the large coupling SAR echo

achieve precise focus.However

the imaging time of the serial NCS algorithm could hardly achieve the requirements of real-time imaging.To improve efficiency of the algorithm

we use the improving algorithm with the sub-aperture in this paper.Based on the NoC heterogeneous multi-core prototype chip

we achieve the parallelization of the NCS real-time imaging algorithm.Compared with the serial algorithm

parallel algorithm can greatly shorten the imaging time.And compared with the theoretical calculation value of a single sub-aperture operation

the actual parallel efficiency can reach 90.06%.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of NoC Router Based on High Speed Data Acquisition

Research and Design of 2D-Mesh Network-on-Chip Based on Multi-core System

The Design of NoC Router Based on FPGA

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Research on the design of blockchain-based AI-generated content traceability framework

Related Author

XU Chuan-pei

LIU Biao

KONG De-chun

SHI Hui-bin

XU Chuan-pei

REN Zhi-xin

Related Institution

Guangxi Key Laboratory of Automatic Detection Technology and Instrument, School of Electronic Engineering and Automatic, Gulin University of Electronic Technology

Computer Science and Technology, Nanjing University of Aeronautics and Astronautics College

School of Electronic Engineering and Automatic, Guilin University of Electronic Technology

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰