Design of a 3~5 GHz LNA with the Function of Both a Single-end Input and Differential Output is Achieved

ZHENG Yu; DUAN Ji-hai; XU Shi-chao

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of a 3~5 GHz LNA with the Function of Both a Single-end Input and Differential Output is Achieved

更新时间：2026-09-04

- Design of a 3~5 GHz LNA with the Function of Both a Single-end Input and Differential Output is Achieved
- Vol. 31, Issue 6, Pages: 103-106(2014)
- 作者机构：
  
  桂林电子科技大学机构信息与通信学院,广西,桂林,541004
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2014
- 稿件说明：
移动端阅览
郑羽, 段吉海, 徐仕超. 一种3~5GHz超宽带单端输入差分输出LNA[J]. 微电子学与计算机, 2014, 31(6): 103-106.

ZHENG Yu, DUAN Ji-hai, XU Shi-chao. Design of a 3~5 GHz LNA with the Function of Both a Single-end Input and Differential Output is Achieved[J]. 2014, 31(6): 103-106.
郑羽, 段吉海, 徐仕超. 一种3~5GHz超宽带单端输入差分输出LNA[J]. 微电子学与计算机, 2014, 31(6): 103-106. DOI：

ZHENG Yu, DUAN Ji-hai, XU Shi-chao. Design of a 3~5 GHz LNA with the Function of Both a Single-end Input and Differential Output is Achieved[J]. 2014, 31(6): 103-106. DOI：

摘要

采用0.18 μm CMOS 工艺设计了一种应用于UWB的低噪声放大器（low noise amplifier， LNA）.该LNA 工作频率为3~5 GHz，采用Matlab数学建模方法优化噪声系数，同时采用了单端输入差分输出的电路结构实现信号差分输出；采用了RC反馈技术和源级负反馈技术进行输入宽带匹配.设计使用Cadence 软件进行后仿真，仿真结果显示，平均输出增益（S21、S31）为16.1 dB，3~5GHz范围内S11<-10.9 dB，NF为2.04~2.68 dB，差分输出端口最大误差相位为4°.使用1.8 V电源供电，直流功耗为18.4 mW.

Abstract

In this paper

a fully integrated ultra-wideband (UWB) low noise amplifier (LNA) employing a cascode topology is designed with 0.18 μm RF CMOS technology. By using Matlab mathematical modeling of noise figure

the noise figure is optimized. By using a special architecture

the function of both a single-end input and differential output is achieved. The wideband input impedance matching is conducted by employing an RC feedback network

a degenerating inductor. The simulation results show that the average power gain (S21 or S31) is about 16.1 dB and the input return loss (S11) is less than -10.9 dB over the whole frequency range of 3 to 5 GHz. In addition

the noise figure (NF) is from 2.04 to 2.68 dB

the max phase error of output port is 4°

while consuming 18.4 mW under a 1.8 V single supply voltage.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Research on the design of blockchain-based AI-generated content traceability framework

Microservices anomaly detection based on the correlation of monitoring metrics

A feature-oriented context understanding and slice analysis network for tuberculosis detection

A review of large model development: technological evolution from BERT to Deepseek

Monte carlo analysis of V-layout trench SiC neutron detector

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰