This papper puts forward a data prefetching mechanism to improve SDRAM reading efficiency
also joined a write instruction FIFO to eliminate the negative impact brought about by the read buffer.And then applies the controller into an SoC as an AHB slave.Both functional simulation and FPGA verification show that this design can realize the efficient access to SDRAM.