High-Speed 54 × 54-b Redundant Binary Multiplier Design

CUI Xiao-ping; GAO Peng-hui; YIN Jie-jun; DING Jing; LI Qi

Chinese

您当前的位置：

首页 >

文章列表页 >

High-Speed 54 × 54-b Redundant Binary Multiplier Design

更新时间：2026-09-04

- High-Speed 54 × 54-b Redundant Binary Multiplier Design
- Vol. 31, Issue 4, Pages: 140-143(2014)
- 作者机构：
  
  南京航空航天大学电子信息工程学院,江苏,南京,210016
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2014
- 稿件说明：
移动端阅览
崔晓平, 高鹏辉, 尹洁珺, 丁晶, 李启. 54位高速冗余二进制乘法器的设计[J]. 微电子学与计算机, 2014, 31(4): 140-143.

CUI Xiao-ping, GAO Peng-hui, YIN Jie-jun, et al. High-Speed 54 × 54-b Redundant Binary Multiplier Design[J]. 2014, 31(4): 140-143.
崔晓平, 高鹏辉, 尹洁珺, 丁晶, 李启. 54位高速冗余二进制乘法器的设计[J]. 微电子学与计算机, 2014, 31(4): 140-143. DOI：

CUI Xiao-ping, GAO Peng-hui, YIN Jie-jun, et al. High-Speed 54 × 54-b Redundant Binary Multiplier Design[J]. 2014, 31(4): 140-143. DOI：

摘要

冗余二进制（RB）数是一种有符号数的表示方法，利用冗余二进制算法的进位无关特性和规整的结构，可以设计高速RB并行乘法器.系统地研究了RB乘法器的算法和结构，给出了基于修正Booth算法，RB部分积压缩树和RB-NB转换器的54b乘法器的设计过程，并利用并行前缀/进位选择混合加法器对RB-NB转换器进行优化设计.采用Verilog HDL对乘法器进行描述，并在ModelSim平台上进行仿真验证，在SMIC 0.18mm标准工艺库下，通过Syn-opsys公司综合工具Design Compiler进行综合，得到54bRB乘法器的延时可达到3.97ns，面积是409293mm.

Abstract

Redundant binary representation is one of the signed-digit number systems.High modularity and the carry-free feature of RB arithmetic can be used to design high-speed parallel multipliers.In this paper

the algorithm and structure of RB multiplier is systematically studied.The 54-bit RB multiplier is designed by the modified Booth algorithm

RB partial product accumulator and RB-NB converter.The hybrid parallel-prefix/carry-select adder is used to design optimized RB-NB converter.The multiplier has been realized by Verilog HDL and simulated in the ModelSim platform.Under SMIC 0.18 mm standard process library

the synthesis results of this design by Design Compiler show that the delay can be reduced to 3.97 ns and the area is 409 293 mm.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Implementation and verification of a dual-chain power gating strategy for low power design

Research on the design of blockchain-based AI-generated content traceability framework

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Aerial small object detection algorithm based on improved RT-DETR

Steganography model guided by attention mechanism and improved dense convolution

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰