Real-time Implementation of Auditory Gammatone Filter Bank with FPGA

JIA Rui; LI Dong-mei

Chinese

您当前的位置：

首页 >

文章列表页 >

Real-time Implementation of Auditory Gammatone Filter Bank with FPGA

更新时间：2026-09-04

- Real-time Implementation of Auditory Gammatone Filter Bank with FPGA
- Vol. 32, Issue 1, Pages: 35-39(2015)
- 作者机构：
  
  1. 1 清华大学微电子学研究所,北京,100084
  2. 2 清华大学电子工程系,北京,100084
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2015
- 稿件说明：
移动端阅览
贾瑞, 李冬梅. 实时的Gammatone听感知滤波器组的FPGA实现[J]. 微电子学与计算机, 2015, 32(1): 35-39.

JIA Rui, LI Dong-mei. Real-time Implementation of Auditory Gammatone Filter Bank with FPGA[J]. 2015, 32(1): 35-39.
贾瑞, 李冬梅. 实时的Gammatone听感知滤波器组的FPGA实现[J]. 微电子学与计算机, 2015, 32(1): 35-39. DOI：

JIA Rui, LI Dong-mei. Real-time Implementation of Auditory Gammatone Filter Bank with FPGA[J]. 2015, 32(1): 35-39. DOI：

摘要

Gammatone听感知滤波器组能大幅度的提高数字助听器、语音增强和语音识别等语音处理系统的性能

但因其庞大复杂的计算量以及不可实时的综合方式限制了其实际应用.设计了一种高效的运算单元结构和复用架构

提出了一种通过延时补偿的方法简化其综合的方式

并在FPGA上实现了128通道的便于综合的可实时处理语音信号的Gammatone滤波器组.通过测试验证

该设计延时为20 ms

满足实时性要求

能很好地重构语音信号

并提高语音增强系统的性能.

Abstract

Gammatone Filter Bank (GTFB) is perfectly suitable for speech processing systems like digital hearing aids

speech enhancement and speech recognition system. However

the high computational complexity and non-real-time characteristic in the hardware synthesis restrict its practical application. In this paper

an efficient core computation unit structure is proposed. Besides

a low complexity synthesis algorithm is proposed and the real-time characteristic is achieved by compensating the filter delay. The measurement results verified show that a 128-band high-efficient real-time reconfigurable Gammatone Filter Bank is realized in FPGA. The design has only 20 ms delay and improve the dual-microphone CASA speech enhancement system performance.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of a shared-memory-based spaceborne data switching architecture

The linear leastsquares positioning algorithm based on FPGA

Algorithm optimization and hardware acceleration for YOLO post processing

Optimization and implementation of FPGA-based H.264 variable block motion estimation algorithm

A secure encryption authentication system based on integrated structure of TRNG and PUF

Related Author

WANG Runze

TANG Lei

KUANG Nailiang

LIANG Yong

FENG Zhouwu

CUI Mohan

CHEN Tao

ZHU Yifei

Related Institution

Xi'an Microelectronics Technology Institute

School of Electronics and Communication Engineering, East China Normal University

School of Microelectronics, University of Science and Technology of China

Xi'an Institute of Microelectronics Technology

School of Physics and Electronic Engineering, Shanxi University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰