The Principle and Implementationof Logic Relationship by True Value

HE Qun

Chinese

您当前的位置：

首页 >

文章列表页 >

The Principle and Implementationof Logic Relationship by True Value

更新时间：2026-09-04

- The Principle and Implementationof Logic Relationship by True Value
- Vol. 32, Issue 4, Pages: 40-43(2015)
- 作者机构：
  
  南京工业大学机构电子与信息工程学院,江苏,南京,210009
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2015
- 稿件说明：
移动端阅览
何群. 真值关系逻辑原理及实现[J]. 微电子学与计算机, 2015, 32(4): 40-43.

HE Qun. The Principle and Implementationof Logic Relationship by True Value[J]. 2015, 32(4): 40-43.
何群. 真值关系逻辑原理及实现[J]. 微电子学与计算机, 2015, 32(4): 40-43. DOI：

HE Qun. The Principle and Implementationof Logic Relationship by True Value[J]. 2015, 32(4): 40-43. DOI：

摘要

为有效地提高运算系统的运行速度.以关系运算为理论基础

提出真值关系逻辑的二维两层的设计算法:将变量作为元组(行)而变量的各值域作为属性(列)形成真值关系表.根据运算式或子程序的要求分别对表采用行、列两维的关系运算得到相应的概念模型;应用FPGA(尤其是ISP)技术对概念模型进行底层编程(VHDL)及配置为固件.使得运算式或子程序的运行直接由固件完成

即用函数变量的真值由固化硬件直接产生出函数的真值

极大地提高其运行速度.给出算法原理并用各类实例以证明.

Abstract

In order to improve the speed of computing systems effectively

on the basis of relationship operating

the algorithm of logic relationship of true value for two-dimensional simplified on two layers is put forpard in the paper.The algorithm is that:Variables is defined as tuples (rows) and each domain of variables is defined as attribute (columns)

and its a relationship table of true value.According to the requirement of the formula or subroutine operations on the table for corresponding relationship

the conceptual model is given out. The model is programmed for VHDL and configurated to firmware through FPGA technology

especially the ISP. The formula or the subroutine directly are performed by firmware.The true value of function directly is produced by the firmware with the true value of variables

the function running speed can be greatly improved. The experiments show that it is efficient.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A high-speed storage system of NVMe based on FPGA

Design of a shared-memory-based spaceborne data switching architecture

The linear leastsquares positioning algorithm based on FPGA

Algorithm optimization and hardware acceleration for YOLO post processing

Optimization and implementation of FPGA-based H.264 variable block motion estimation algorithm

Related Author

CUI Dan-dan

GONG Yong-sheng

WANG Runze

TANG Lei

KUANG Nailiang

LIANG Yong

FENG Zhouwu

CUI Mohan

Related Institution

University of Chinese Academy of Science

Key Laboratory of Space Utilization, Technology and Engineering Center for Space Utilization, Chinese Academy of Science

Xi'an Microelectronics Technology Institute

School of Electronics and Communication Engineering, East China Normal University

School of Microelectronics, University of Science and Technology of China

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰