您当前的位置:
首页 >
文章列表页 >
Physical and Timing Modeling of DAC IP Core Based on 40 nm CMOS Process
更新时间:2026-09-04
    • Physical and Timing Modeling of DAC IP Core Based on 40 nm CMOS Process

    • Vol. 32, Issue 2, Pages: 56-59(2015)
    • Published:2015

    移动端阅览

  • WANG Dong, CHEN Lan, LIU Zhen-chao, et al. Physical and Timing Modeling of DAC IP Core Based on 40 nm CMOS Process[J]. 2015, 32(2): 56-59. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

11

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Study on the QM-based modeling of gate capacitance in FinFET
The Methodology and Implementation for Recognition of Complex Topology During Timing Model Extraction
Design of ultra-low power real-time clock circuits
High gain stability high temperature operational amplifier based on reverse body bias
Microservices anomaly detection based on the correlation of monitoring metrics

Related Author

GAO Ge
YIN Shu-juan
YU Zhao-xian
DUAN Fen
JIN Xiang-liang

Related Institution

School of Applied Science, Beijing Information Science & Technology University
School of Physics and Optoelectronics, Xiangtan University
Hunan Engineering Laboratory for Microelectronics, Optoelectronics and System on a Chip
0