Design and Optimization of a DDR3 Memory Controller with Protocol Controller

CHEN Sheng-gang; FU Xing-fei; ZENG Si

Chinese

您当前的位置：

首页 >

文章列表页 >

Design and Optimization of a DDR3 Memory Controller with Protocol Controller

更新时间：2026-09-04

- Design and Optimization of a DDR3 Memory Controller with Protocol Controller
- Vol. 33, Issue 6, Pages: 6-10(2016)
- 作者机构：
  
  国防科学技术大学计算机学院,湖南,长沙,410073
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2016
- 稿件说明：
移动端阅览
陈胜刚, 付兴飞, 曾思. 基于协议控制器的DDR3访存控制器的设计及优化[J]. 微电子学与计算机, 2016, 33(6): 6-10.

CHEN Sheng-gang, FU Xing-fei, ZENG Si. Design and Optimization of a DDR3 Memory Controller with Protocol Controller[J]. 2016, 33(6): 6-10.
陈胜刚, 付兴飞, 曾思. 基于协议控制器的DDR3访存控制器的设计及优化[J]. 微电子学与计算机, 2016, 33(6): 6-10. DOI：

CHEN Sheng-gang, FU Xing-fei, ZENG Si. Design and Optimization of a DDR3 Memory Controller with Protocol Controller[J]. 2016, 33(6): 6-10. DOI：

摘要

为了完成SoC系统中片外DDR3存储器高效访问

实现了基于协议控制器的DDR3访存控制器.针对SoC系统层访问事务属性与DDR3存储器突发访问属性要求之间的不匹配问题

设计了一种访问请求平滑处理机制

充分利用协议控制器的DDR3访问命令缓冲

用更少的DDR3存储器访问请求完成SoC上层读写事务

提高了整个DDR3访存控制器的访问效率.采用Verilog语言完成了逻辑设计和物理实现

并采用人工综合激励的方法对访问请求平滑机制进行了评估

实验证明该优化机制可对DDR3访存控制器实现有效加速.

Abstract

A DDR3 Memory controller with protocol controller is implemented to efficiently access the off-chip DDR3 memory in a SoC system. Considering the unmatched property between the SoC system level read-write transactions and the DDR3 SDRAM burst access requirement

a memory transaction smoothing mechanism is implemented in the DDR3 memory controller

which makes well use of the protocol controllers DDR3 SDRAM memory command pipeline and can reduce the times of the actual off-chip SDRAM access to improve efficiency of the entire DDR3 memory controller. Verilog model and physical implementation of the memory controller are carried out. Evaluation based on synthetic stimulus show that the smoothing mechanism can improve the efficiency of the DDR3 memory controller.

关键词

Keywords

references

Liu Defeng, Pan Guoteng, Xie Lunguo. Multi-bank memory access scheduler and scalability[C]//Proceedings of 2nd International Conference on Computer Engineering and Technology (ICCET). China, Chengdu, 2010(V2): 723-727.

宋焕章, 王保恒, 张春元. 计算机原理与设计(下册)[M]. 长沙: 国防科技大学出版社, 1999.

郭炜, 魏继增, 郭筝, 等. SoC设计方法与实现[M]. 北京: 电子工业出版社, 2011.

Zou Huihui, Ma Peijun, Shi Jiangyi, et al. The optimization and application of DDR controller based on multi-core system[C]//Proceedings of IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT). China, Xi'an, 2012: 1-3.

Pan Guoteng, Luo Li, Ou Guodong, et al. Design and implementation of a DDR3-based memory controller[C]//Proceedings of Third International Conference on Intelligent System Design and Engineering Applications (ISDEA). China, Hongkong, 2013: 540-543.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of ultra-low power real-time clock circuits

Lightweight countermeasures against Spectre attacks on the branch prediction unit

A high-efficiency charge pump for ultra-low voltage boost systems

Implementation and verification of a dual-chain power gating strategy for low power design

High gain stability high temperature operational amplifier based on reverse body bias

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰