Fishbone of Built on Clock Network Points

YANG He; YAN Wei

Chinese

您当前的位置：

首页 >

文章列表页 >

Fishbone of Built on Clock Network Points

更新时间：2026-09-04

- Fishbone of Built on Clock Network Points
- Vol. 33, Issue 7, Pages: 11-14(2016)
- 作者机构：
  
  北京大学软件与微电子学院,北京,102600
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2016
- 稿件说明：
移动端阅览
杨贺, 严伟. 点接鱼骨型时钟网路设计[J]. 微电子学与计算机, 2016, 33(7): 11-14.

YANG He, YAN Wei. Fishbone of Built on Clock Network Points[J]. 2016, 33(7): 11-14.
杨贺, 严伟. 点接鱼骨型时钟网路设计[J]. 微电子学与计算机, 2016, 33(7): 11-14. DOI：

YANG He, YAN Wei. Fishbone of Built on Clock Network Points[J]. 2016, 33(7): 11-14. DOI：

摘要

通过分析CTS时钟树与鱼骨型时钟树的特点

基于传统鱼骨型时钟容易出现破坏原有设计的逻辑结构的情况

采取至少保留两级门控时钟的结构

在特定点作鱼骨型时钟网络

结合设计需求

使用两种不同的与CTS时钟树相结合的点接鱼骨型时钟网络设计方案.在相同条件下

发现点接鱼骨型时钟网络在时钟延迟上比CTS少了47%

而功耗也降了18%

功能验证方面较于传统鱼骨型时钟更为稳定.

Abstract

On the analysis of characteristics of the CTS and fishbone

and based on the situation that traditional fishbone prone to destroy the logical structure of original design

thus reserve the structure of 2 levers ICGs at least

bulid fishbone at specific points in clock network.According to the design requirements

there are two different new means of fishbone clock network combination with CTS.Under the same conditions

the clock delay in fishbone built on clock network points is less 47% than CTS

power consumption also reduce by 16%

and function verification is more stable than traditional fishbone.

关键词

Keywords

references

Lin Hongting, Chuang Yilin, Pulsed-latch utilization for clock-tree power optimization[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22(4): 721-733. DOI: 721

Wang J, Wang X. An energy-efficient, distributed wireless multicast protocol based on concurrent CTS and N, 2connectivity[J]. Wireless Networks, 2010, 16(7): 2031-2048. DOI: 2031

Ha S, Matej S, Ispiryan M, et al. GPU-acclerated forward and back-projections with spatially varying kernels for 3D direct tof pet reconstruction[J]. IEEE Transactions on Nuclear Science, 2013, 60(1): 166-173. DOI: 166

Li H, Bhunia S, Chen Y, et al. DCG: deterministic clock-gating for low-power microporcessor design[J]. IEEE Transactions on Very Large Scale Integration Systems, 2004, 12(3): 245-254. DOI: 245

阳若宁. 一种低功耗集成电路的时钟分布策略[J]. 中南林业科技学报, 2011, 31(12): 192-196. DOI: 192

陈菲菲. 鱼骨型时钟结构的快速实现方法[J]. 微电子学与计算机, 2014, 31(2): 153-156. DOI: 153

张杰, 孙大成. 65 nm工艺下百万门级芯片的物理设计[J]. 中国集成电路, 2012(增刊1): 31-35. DOI: 31

于亭亭. 时钟树分析器(CTA): Encounter中一种新的时钟树分析工具[J]. 电子设计应用, 2008, 6(11): 63-65. DOI: 63

桑红石, 张志. 数字集成电路物理设计阶段的低功耗技术[J]. 微电子学与计算机, 2011, 28(4): 73-75. DOI: 73

童琼. 双频双系统导航芯片的时钟树分析和设计[J]. 微电子学, 2011, 41(2): 245-250. DOI: 245

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Fast Implementation of Fishbone Structure

A review of large model development: technological evolution from BERT to Deepseek

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

High gain stability high temperature operational amplifier based on reverse body bias

Aerial small object detection algorithm based on improved RT-DETR

Related Author

CHEN Fei-fei

WANG Zhen-yu

YAN Wei

Related Institution

School of Software and Microelectronics, Peking University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰