WANG Jing-jing, FU Kun, CHENG Ting-ting, et al. Algorithmic Design and Implementation of A Three-Operand Leading-one Prediction Error-Correcting Code Module[J]. 2016, 33(4): 10-15.
WANG Jing-jing, FU Kun, CHENG Ting-ting, et al. Algorithmic Design and Implementation of A Three-Operand Leading-one Prediction Error-Correcting Code Module[J]. 2016, 33(4): 10-15.DOI:
Algorithmic Design and Implementation of A Three-Operand Leading-one Prediction Error-Correcting Code Module
we propose an error correction scheme based on the prediction error of the three operation number prediction algorithm. According to the process of leading-one prediction and pre-encoding rules
designing a error-correcting module pre-encoding
and completing the overall structure of the error-correcting module
using hardware description language VHDL to program some function module to optimize the design process
and use QuartusⅡ tools to perform comprehensive validation
received the RTL-level hardware circuits
and last the results are analyzed and verified. Simulation results show that the designed algorithm structure can effectively complete the Leading-one prediction correcting function.
Vojin G Oklobdzija. An algorithmic and novel design of a leading zero detector circuit : Comparison with logic synthesis[J]. IEEE Transactions on VLSI Systems, 1994, 2(1): 124-128. DOI: 124
张峰. 128位浮点乘加融合部件的研究与实现[D]. 长沙: 国防科学技术大学, 2007.
Ji Rong, Ling Zhiqiang. Comments on "leading-oneprediction with concurrent positioncorrection"[J]. IEEE Transactions on Computers, 2009, 58(12): 1726-1727. DOI: 1726
P M Farmwald. On the design of high performance digital arithmetic units[D]. Palo Alto: Stanford University, 1981.
N T Quach. Reducing the lantency of floating-point arithmetic operations[D]. Palo Alto: Stanford University, 1994: 1-80.
Javuer D Bruguera, Tomas Lang. Leading-one prediction with concurrent position correction[J]. IEEE Transactions on Computers, 1999, 48(10): 1083-1097. DOI: 1083