LI Wei, LI Yang, CHEN Fan. Research and Implementation of Communication Mechanism Among Cores Based on Shared Memory for Cryptographic Multi-core Processor[J]. 2016, 33(1): 19-23.
LI Wei, LI Yang, CHEN Fan. Research and Implementation of Communication Mechanism Among Cores Based on Shared Memory for Cryptographic Multi-core Processor[J]. 2016, 33(1): 19-23.DOI:
Research and Implementation of Communication Mechanism Among Cores Based on Shared Memory for Cryptographic Multi-core Processor
In order to solve the problem that communication mechanism among cores cannot satisfy the high speed cryptographic operations demand
this paper analyzed the communication characteristic of block
stream and hash cryptographic algorithms in the multi-core processor. Based on the multi-cluster structure
this paper proposed a new structure of shared memory
which could support communication among cores of random data width under 256bit. Besides
this paper proposed a way of email data synchronization which is based on improved spin lock. Each synchronization unit includes the function of add 1
. In the combination of shared memory and synchronization unit
this paper put forward the communication mechanism among cores based on shared memory. Based on the 65nm CMOS technology
the synthesis of shared memory and synchronization unit has been achieved
the result proves that our proposed the hardware area of communication mechanism among cores is small
the efficiency of data synchronization is high. The 256-bit data could be synchronized in two clock cycles among four processors
Comparing with other communication mechanisms
the communication mechanism get a better efficiency.
关键词
Keywords
references
金晨辉, 张少武, 胡斌, 等. 密码学[M]. 北京: 高等教育出版社, 2007.
Burlington Massachusetts Dally W J, Towles B P. Principles and practices of interconnection networks[M]. Burlington Massachusetts: Morgan Kaufmann, 2004.
Hu W, Wang R, Chen Y, et al. Godson-3B: A 1GHz 40W 8-core 128GFlops processor in 65nm CMOS[C]//Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International. USA, San Francisco, IEEE, 2011: 76-78.
Yu Z, You K, Xiao R, et al. An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms[C]//Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International. USA, San Francisco, IEEE, 2012: 64-66.
Bin Liu, Bevan M Baas. Parallel AES encryption engines for many-core processor arrays[J]. IEEE Transactions on Computers, 2013, 62(3): 536-547. DOI: 536