the design of high-precision Sigma-Delta Modulator with single-loop third-order one-bit structure of CIFF is realized. The noise transfer function and feedback coefficients are optimized to enhance the stability of the system; and the main non-ideal factors in switch capacitor circuit are analyzed to provide a reliable guidance for transistor level circuit design. The simulation results show that when the signal bandwidth is 75 Hz and the sampling rate is 512
the SNR is as high as 148.3 dB; the ENOB is 24.34 bit and become 22.02 bit in the condition of various non-ideal factors
and become 20.94 bit when the designed modulator is realized by the real circuit. The results show that this structure can achieve high accuracy under low signal bandwidth.
Cubas H A, Navarro Soares Junior J. Top- down design for low power multi-bit sigma-delta modulator[C]// 2012 25th Symposium on Integrated Circuits and Systems Design. Brazil, Brasilia, 2012: 1-6.
Ranjbar M, Lahiji G R, Oliaei O. A low power third order delta-sigma modulator for digital audio applications[C]// Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on. Greece, Kos Island, IEEE, 2006: 4759-4762.
Custodio J R, Goes J, Paulino N, et al. A 1.2 V 165/spl mu/W 0.29 mm2 multibit sigma-delta ADC for hearing aids using nonlinear DACs and with over 91 dB dynamic-range[J]. IEEE transactions on biomedical circuits and systems, 2013, 7(3): 376-385. DOI: 376
Li Hongyi, Wang Yuan, Jia Song. Cascade 2-2 sigma-delta modulators for wideband high-resolution applications[C]//2010 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics. China, Shanghai, 2010: 69-72.
Piscataway, NJ Schreier R, Temes G C. Understanding delta-sigma data converters[M]. Piscataway, NJ: IEEE press, 2005: 389-416. DOI: 389