The simultaneous multithreaded processor is for graphics
image and digital signal processing and can be realized instruction-level parallelism(ILP) and thread-level parallelism(TLP) of light-core processors. The design of such a processor simple structure dynamic instruction scheduler is presented here for avoiding structural conflict between the four active threads instruction and some special instruction of the different requirements of scheduling. The results showed that
SMT processor instruction scheduler scheduled for execution by the order of each thread
four threads probability of being selected are close to 25%.
关键词
Keywords
references
Tullsen D M, Eggers S J, Levy H M. Simultaneous multithreading: maximizing on-chip parallelism[C]//22nd Annual International Symposium on Computer Architecture. USA, Berkeley, 1995
Eggers S J, Emer J S, Levy H M, et al. Simultaneous multithreading: a platform for next-generation processors[J]. IEEE Micro, 1997, 17(5): 12-19. DOI: 12