In allusion to the shortcoming of lacking in-place write and the limited erasing operations of flash memory in SSD (Solid-State Drive)
this paper proposes a region-based page level address mapping algorithm considering the multi-channel architecture of SSD. The algorithm assigns continuous logical pages to different channels and imposes three-level address mapping method
besides
a scheme of hierarchical wear-leveling and garbage collection method is proposed in the basis of dynamic and static wear-leveling algorithm. Theoretical analysis shows that the algorithm we proposed can release memory space in SSD
prolong the life-span of SSD and improve the whole performance
the memory usage of mapping table can be decreased by nearly 70% compared with original page-level mapping method.
关键词
Keywords
references
Gupta A, Kim Y, Urgaonkar B. DFTL: A flash translation layer employing demand-based selective of page-level address mapping[J]. SIGPLAN Not., 2009, 44(3): 229-240. DOI: 229
Lee S W, Park D J, Chung T S, et al. A log buffer-based flash translation layer using fully-associative sector translation[J]. ACM Transactions on Embedded Computing Systems, 2007, 6 (3): 1-27. DOI: 1
Kang J, Kim J, Park C, et al. A mufti-channel architecture for high-performance and flash-based storage system[J]. Journal of Systems Architecture, 2007, 53: 644-658. DOI: 644
Hu Yang, Jiang Hong, Feng Dan, et al. Exploring and exploiting the multi-level parallelism inside SSDs for improved performance and endurance[J]. IEEE Transactions on Computers, 2013, 62(6): 1141-1155. DOI: 1141
Intel Corporation. Understanding the flash translation layer (FTL) specification[R]. Santa Clara: Intel Corporation, 1998.
Ban A. Flash file system optimized for page-mode flash technologies: USA, 5937425[P]. 1999-08-10.
Zhou You, Wu Fei, Huang Ping, et al. An efficient page-level FTL to optimize address translation in flash memory[C]//Proceedings of the Tenth European Conference on Computer Systems. New York: ACM, 2015: 12-27.
Kang J U, Jo H, Kim J S, et al. A superblock-based flash translation layer for nand flash memory[C]//Proceedings of the 6th ACM % IEEE International Conference on Embedded Software. New York: ACM, 2006: 161-170.
Kim J, Kim J M, Noh S H, et al. A space-efficient flash translation layer for compact-flash systems[J]. IEEE Transactions on Consumer Electronics, 2002, 48 (2): 366-375. DOI: 366